



"The Inmos Transputer was more than a family of processor chips; it was a concept, a new way of looking at system design problems. In many ways that concept lives on in the hardware design houses of today, using macrocells and programmable logic. New Intellectual Property (IP) design houses now specialise in the market the transputer originally addressed, but in many cases the multi-threaded software written for that hardware is still designed and written using the techniques of the earlier sequential systems."

[Co99] **The Legacy of the transputer** – Ruth IVIMEY-COOK, Senior Engineer, ARM Ltd, 90 Fulbourn Road, Cherry Hinton, Cambridge – in: **Architectures, Languages and Techniques**, B. M. Cook(ed.) IOSPress, 1999

Agenda



Introduction

• INMOS & the IBM PC Era : some technical trends 198x, INMOS History Transputer Foundations : CSP & Occam, Persona ٠ • The birth of the T414 : 1983 Transputer Architecture • Hardware Details : CPU, Registers, Address Space, Links Instruction Set : Format, PFix & NFix, OpCodes Process Model : Queues, Events, Descheduling Points Occam in Silicon • Process Example : Buffer Process Transputer Execution : Input & Output Communication Outlook • (missing topics) : T9000, IEEE-1355, Occam-Pi, ST20, XMOS

1. Introduction







Supercomputer zum Anfassen ...


... heute (seit 2004) im Heinz Nixdorf Computer Museumsforum in Paderborn.

Das System hatte zwölf Jahre (1992-2004) im PC² (Paderborn Center for Parallel Computing) bis zuletzt treue Dienste geleistet.

1992 stand der Parsytec-GC auf <u>Platz 259</u> in der Liste der **Top500** Supercomputer.

Die Rechenleistung der **1024** Transputer à 30 MHz mit je 4,4 MFLOP/s, also insgesamt etwa 4,5 GFLOP/s, wird heutzutage von jedem bessern Laptop erreicht -- der GC benötigte dafür ein Gehäuse von 2,6 m Höhe und 2,53 m Breite.

c't Nov.2004



INMOS COMPANY HISTORY

1978 founded as UK (Labour-)Government owned Memory Company, development of Memory Products (SRAM, DRAM) w/ great market success

1980 development of Occam Progr.Language based on C.A.Hoare's CSP Theory

1983 development of the 1st Occam based 32bit Transputer successfully finished

1984 T414 (15MHz) released to the market, Occam as assembly language

1985 over 150 1st class Patents about Semiconductor Manufacturing and Computer Engineering show strong INMOS \rightarrow e.g. 100% patent exchange agreement w/ IBM

1985 1st privatization \rightarrow Thorn EMI Industries Ltd. (by M.Thatcher Government for cash ... no further investments nor subsidaries)

1986 US Memory Fab reliability Crisis \rightarrow US Mgmt. fired, due to financial problems the Bristol development headcount has to be cut down by 50%

1987 Development of IEEE754 64bit FPU successfully finished (ESPRIT founded)

1988 T800 (20MHz) released to the market

1989 2nd privatization \rightarrow ST Micro


1990 ESPRIT project to develop next generation transputer and router chips

1993 shut down of T9000 (out of order execution) after 3 yrs development

1995 the ST20450 (40MHz) was released

1998 ST Micro announced the closure of Transputer production.

2009 ST20 (200+MHz) widely used in ST Micro set top box products (STi51xx)



1.2 Transputer Foundations Occam



Statements:


- A Process is a piece of code having an Input and providing an Output.
- Processes communicate by Point-to-Point Messages (1...n Bytes) via Channels.
- A Channel is an Address in Memory on the same ... or another Transputer.
- A Channel between 2 Transputers is formed by a *serial Link*. The Link will automatically drop ("DMA") the Message in the memory of the other Transputer.
- Communication will be *synchronized*, i.e. when sender <u>AND</u> receiver both are ready. The Process which is ready for Communication first ... has to wait for its partner.
- The programmer has not to take care about how Messages are transfered !
- Process execution on Transputers is *Event-driven*, i.e. Processes which are waiting for an Event do not consume any processor time. **Events** can be caused by Communication, Timer-Setup or extenal Interrupt(s).
- **Occam** provides all necessary primitives for *Process Syncronization* (incl. Start, End, Alternative, ...) and *Process Communication.*
- The programmer should focus on his Program Structure & Algorithms !


ieee-1985 the transputer - INMOS:

The architecture of the transputer is defined by reference to occam. Occam provides the model of concurrency and communication for all transputer systems. Defining the architecture at this level leaves open the option of using different processor designs in different transputer products. This allows implementations which are optimized for different purposes. It also allows implementations to evolve with changes in technology, without compromising the standards established by the architecture.

A transputer contains memory, a processor and a number of standard point-topoint communication links which allow direct connection to other transputers.

In the transputer architecture, the exploitation of a high degree of concurrency is made possible through a decentralized model of *computation,* in which local computation takes place on local data, and concurrent processes communicate by passing messages on point to point channels.





1.2 Transputer Foundations Persona





Iann Barron (born in June 1936) Developed several Mini Computers, including the "Modulat-One". Visioneer and entrepreneur, initial founder of INMOS and CEO.



Tony (C.A.R.) Hoare (born 11.Jan.1934) Quicksort algorithm originator. Since 1977 Professor of Computer Science at University of Oxford ... today Fellow at Microsoft




"Entities should not be multiplied unnecessarily.,

David May (born 24.Feb.1951) Joined 1978 INMOS microcomputer architecture team, since 1995 Prof. of Computer Science at Bristol Uni, 2006 Co-Founder of XMOS, CTO.

"...what they all wanted was a new simplicity in computers, in their structure and in the languages used to program them. In this context simplicity need not be the enemy of performance."

[LR85] M.McLean and T.Rowland "The Challenge of the Transputer", Chapter 9 from "THE INMOS SAGA - A Triumph of National Enterprise?", © 1985



Originally the plan was to make the transputer cost only a few dollars per unit. Inmos saw them being used for practically everything, from operating as the main CPU for a computer to acting as a channel controller for disk drives in the same machine. Spare cycles on any of these transputers could be used for other tasks, greatly increasing the overall performance of the machines.


Even a single transputer would have all the circuitry needed to work by itself, a feature more commonly associated with microcontrollers. The intention was to allow transputers to be connected together as easily as possible, without the requirement for a complex bus (or motherboard). Power and a simple clock signal had to be supplied, but little else: RAM, a RAM controller, bus support and even an RTOS were all built in.


The **occam** language [xx] allows a system to be hierarchically decomposed into a collection of concurrent processes communicating via channels.

An occam **program** can be implemented by a single Transputer, or by a collection of Transputers each executing one or more occam processes.

... but the British designers were only to receive three batches of working silicon prototypes of the transputer during 1983.

Finally production start was 1985 in Bristol ... compeeting with the start of intel 386 and Motorola 68000





32 bit architecture

50 ns internal cycle time (20 MHz)

20 MIPS (peak) instruction rate

2.8 Mflops (peak) instruction rate

Pin compatible with IMS T4xx

Debugging support

64 bit on-chip floating point unit which conforms to IEEE 754

4 Kbytes on-chip static RAM

120 Mbytes/sec sustained data rate to internal memory

4 Gbytes directly addressable external memory

26.7 Mbytes/sec sustained data rate to external memory

950 ns response to interrupts

Four INMOS serial links 5/10/20 Mbits/sec

Bi-directional data rate of 2.4 Mbytes/sec per link


High performance graphics support with block move instructions


Boot from ROM or communication links


Single 5 MHz clock input

Single +5V 5% power supply

Packaging 84 pin PGA / 100 pin CQFP







All transputers share the same basic instruction set. It contains a small number of instructions, all with the same format, chosen to give a compact representation of the operations most frequently occuring in programs. Each instruction consists of a single byte divided into two four bit parts.

The four most signicant bits are a function code, and the four least signicant bits are a data value. The sixteen functions include loads, stores, jumps and calls and enable the most common instructions to be represented in a single byte.

As this encoding permits only 4 bits of operand per instruction two of the function codes (prex and negative prex) are used to allow the data part of any instruction to be extended in length.

Another of the sixteen functions (operate) treats its data portion as an operation on values held in the processor registers. This allows up to 16 such operations to be encoded in a single byte instruction.

2.2 Instruction Set **Overview**



The T414 has 100 instructions which can be grouped as follows [LM92]:

- 16 addressing and memory access instructions ٠
- 6 branching and program control
- 41 arithmetic and logical
- 12 process scheduling and control
- 16 inter-process communication
- 9 miscellaneous •

Only 4 Addressing Modi:

- immediate constant is part of instruction (ldc := load constant) ...
- register-direct ... register-to-register (e.g. within evaluation stack, ...)
 - address in register (either Wptr or Areg)
 - register-indirect ... address and displacement in registers (Wptr and Areg) register-relative ...
- There are **two ways** of addressing memory, namely to specify the address as a fixed offset from the address in the workspace pointer (Wptr) **or** the A register.

The **T805** has 167 instructions, additionally are:

- 50 FPU instructions •
- Special instructions ... like 2D move for graphics applications
- Test & Analyze Support (j#0) •

2.1 Hardware Details CPU: Wptr, Iptr, Oreg Registers are related to running Process Locals: (process which is consuming CPU time) +3 index3 Instruction Pointer: Iptr +2 address2 Program: +1 variable1 points to next instruction to be executed ٠ +0 #7FFFFFFF -1 IPOINT Workspace Pointer: Wptr -2 NEXTP points to Workspace of running process • -3 BUFADDR -4 Wptr+0 ... Wptr+x for Program-Use -5 TIME (very fast access to lower 16 words, #80000000 4kB SRAM w/ Register Quality!) Wptr Wptr-1 ... Wprt-5 for Process-Use ٠ lptr Oreg Operand Register: Oreg • used to extend the size of Operands (4bit ...8...12...16...20...24...28...32bit) necessary to build more instruction codes by use of Prefixes

2.1 Hardware Details CPU: Address Space




Address Space:

- highest: MostPos (most positive Integer)
- lowest: MostNeg (most negative Integer)
- totally little Endian Bit, Byte and Word Order
- single Byte **Write** is possible (Byte-Selector)
- Read always 32bit Word-wise (aligned)
- internal RAM at lowest Addresses

Reserved Locations:


- Channel Control Words for Link 0-3
- Channel Control Word for Event channel
- Pointers to begin of high and low priority Timer queues: TPtrLocX
- Interrupt Save Location for (low Priority) processor status, in case of a high priority process is interrupting a low priority process.
- Reserved for extended Functions means: this area will be temporarily used by the processor during execution of 2D block move instructions, i.e. do not modify!


| | | | | and the second se | |
|--------------------|--------------|---------------------|-------|---|--|
| Machine Map | Byte address | | Word | Occam Map | |
| Reset Instr. | #7FFFFFFE | | | | |
| rtooot motif | #7FFFFFF8 | | | | |
| | #7FFFFF6C | | | | |
| | | | | | |
| | #00000000 | | | | |
| | | | | | |
| | #80001000 | Start of ext.Memory | #0400 | | |
| | | | | | |
| i | #80000070 | MemStart (int.RAM) | #1C | i i | |
| Reserved | #8000006C | () | - | | |
| for | | | | | |
| extended functions | #80000048 | | | | |
| ERegIntSaveLoc | #80000044 | | | | |
| STATUSIntSaveLoc | #80000040 | | | | |
| CRegIntSaveLoc | #8000003C | | | | |
| BRegIntSaveLoc | #80000038 | | | | |
| ARegIntSaveLoc | #80000034 | | | | |
| IptrIntSaveLoc | #80000030 | | | | |
| WdescIntSaveLoc | #8000002C | | | | |
| TPtrLoc1 | #80000028 | | | | |
| TPtrLoc0 | #80000024 | | | | |
| Event | #80000020 | | #08 | | |
| Link 3 Input | #8000001C | | #07 | | |
| Link 2 Input | #80000018 | | #06 | | |
| Link 1 Input | #80000014 | | #05 | | |
| Link 0 Input | #80000010 | | #04 | | |
| Link 3 Output | #8000000C | | | Link 3 Output | |
| Link 2 Output | #80000008 | | | Link 2 Output | |
| Link 1 Output | #80000004 | | | Link 1 Output | |
| Link 0 Output | #80000000 | (Base of memory) | #00 | Link 0 Output | |



| 2.1 Hardware Do Links: Prote | |
|---|--|
| Each communication channel respective Links are connormal Simple Link Protocol: 2 Start-Bits 8 Data-Bits 1 Stop-Bit Each transfered Byte has to 2 Acknowledge-Bits | |
| Input Link Output Link | 1 0 1 1 1 1 DATA 1 1 0 time |

2.3 Process Model State Transitions (simplyfied) At any time, a concurrent process may be active being executed (running) ٠ (active) (active) on a list awaiting execution ٠ sleeping running inactive ready to input ٠ ready to output • (inactive) waiting for time waiting until a specified time ٠ or reday to input or output





The least significant bit instead is used to store the process priority, which is 0 for a high priority and 1 for a low priority. This combination of the workspace address and the priority bit is referred to as the process descriptor.

A few words of memory just below the workspace pointer are used by various parts of the scheduling hardware as follows (relative to address pointed to by Wptr) :

- -1 holds the IPtr of a descheduled process
- -2 maintain a list of active but descheduled processes.

-3 Used during channel communication to hold the address of the data to be transferred.


-4 flag used during timer ALTs to indicate a valid time to wait for.


-5 used during time ALTs to hold a time to wait for.

2.3 Process Model Process Queues



- 2 Process Queues: one for high priority and one for low priority processes
- Queues are organized as linked List's, Fptr is pointing to top of queue and Bptr to bottom of queue, i.e.:
- **Fptr** contains Wdesc of next process to become scheduled
- **Bptr** contains Wdesc of last process which has been descheduled
- The linked list is organized via Wptr-2 of each process in queue





2.3 Process Model Descheduling Points



- in general all instructions run as "*Atomic Operation*", i.e. only at dedicated instructions (j, lend, in, out, outb, outw, altwt, taltw, tin), so called **Descheduling Points,** the scheduler can put a low prio process to sleep, e.g. if the process has exceeded his 1ms time slot.
- The (Occam-) Compiler has to avoid endless atomic operations, i.e. if there are no loops at all ... then from time to time there may be a NOP-like descheduling operation (j0) included
- <u>Note</u>: in case of Descheduling the registers and process Status will <u>not</u> be saved ... only lptr! Above Descheduling instructions ensure, that the evaluation stack is empty, all process owned variables and results have be saved in workspace already. Therefore process switching time is incredible fast.
- A high prio process (e.g. ext. Event) allways can <u>interrupt</u> any running low prio process. A reserved SRAM area will be used to store all registers & the processor status. Interrupt response time is 19-58 clocks (due to the current running instructions has to be completed first!), i.e. 0.95-2.9µs @20MHz.

A process (low or high priority) will be descheduled when one of the following conditions occur:

1) The process executes an instruction in order to communicate with another process.

2) The process executes the TIN (=Timer Input) instruction which causes it to wait until a specified

time. In the case of interprocess communication the process will then be put on the list of inactive

processes for that priority. Here the back-of-the-list pointer is used. One of the differences between low- and high-priority processes is that low-priority processes must share the CPU (preemptive multitasking). So, when the process is a low-priority process, there is another condition under which the process will be descheduled.

3) The low-priority process has used up all its time-slice.

Low priority processes are subject to round-robin scheduling with a time-slice period of about 1 ms in a T800. But there is a limitation: descheduling due to the expiration of a time-slice can *only* happen after the execution of certain instructions. These instructions are:

- --- an unconditional jump (J; jump)
- --- a special instruction which is very often used in loops (LEND; Loop End)
- --- several others (e.g. 2D block move, ..., sqrt)

As a result, a particular low-priority process which cleverly avoids these instructions can dominate the other low-priority processes. On the other hand, the scheduler does not consume any CPU time for processes which are descheduled.

2.3 Process Model Events & Descheduling Points



For the Transputer everything of the following is an Event:

- Timer Counter has reached a preset value
- Input communication request
- Output communication request
- external Event requires Interrupt

Channels are telling the system which process is related to which event.

→ So events can be handled completely by Hardware & Microcode, i.e. they are full transparent to the user.

2.4 System Services -in Arbeit-Reset, Analyze, Boot





- No dedicated in-circuit Emulator required / avaliable at that time
- No MENTOR FastScan avail (intro 199x)
- The Analyze-Pin was used for Software Debugging, therefore exist ...


2 Kinds of Reset:


- 1.) Reset w/o Analyze = normal PwrUp ... internal Status is "virgin"
- 2.) **Reset** w/ Analyze = Debug-Mode ... internal Status is preserved, communication is still completing, Processor halted awaiting Boot over Link


| 2.4 System Services -in Arbeit- Boot over Link | |
|---|------|
| Microcoded "Boot over Link" Procedure: | |
| 1st Byte = $\#0 \rightarrow \mathbf{poke}$ Operation: read next 8 Byte as address + data to w | rite |
| 1st Byte = #1 \rightarrow peek Operation: read next 4 Byte as address, output data | |
| 1st Byte > #2 → boot Operation: 1st Byte = number bytes (<256) to receiv write these Bytes @MemStart into internal memory and | |
| Start this as program (e.g. Bootloader for larger Program | s) |
| i.e. consequently this can be used: | |
| … either for Booting a whole big big system over a Worm … | |
| or Software debug after Analyze+Reset to read/modify processor status | |
| • Example: ispy protocol of a 4 Transputer System incl. Memory & Linkspee | d |
| Using 150 ispy 3.23 mtest 3.22 # Part rate Link# [Link0 Link1 Link2 Link3] RAM,cycle | |
| # Part rate Link# [Link0 Link1 Link2 Link3] RAM, Cycle 0 T800d-25 288k 0 [HOST 1:0] 4K,1 1024K,3; | |
| 1 T425c-20 1.6M 0 [0:3 2:0 3:0] 4K,1 4092K,3. | |
| 2 T400c-20 1.7M 0 [1:1] 2K,1 1022K,3. 3 T400c-20 1.8M 0 [1:2] 2K,1 4094K,3. | |





















3. Occam as Assembly Language further Constructs ...



Further available Occam Constructs in Microcode are:

- PAR
- ALT
- → These Constructs are more complicated, due to additional necessary counters for all inclued processes. Furthermore constructs with Timer contribution have to be considered different.
- \rightarrow Therefore ... pls see literature for detailed descriptions.

End of Presentation.





4. Outlook Discussion ... missing Features

The Transputer is excellent for embedded (trusted) applications General purpose use is **handicaped** by ...

- No MMU (memory protection between different applications on same chip impossible but chip to chip 100% true)
- No more (finer grain) than two Priority Levels
- Virtual Channels (only in Software) to allow processor-independent process placement & move (as well to speed up serial communication)

Some of this lacks have been overcome by the T9000 + C104 design.

- Unfortunately the T9000 ooO-design-issues could not be solved in time
- The complicated T9000 chip never became productive $\ensuremath{\mathfrak{S}}$ with ist 10MHz
- Nevertheless a couple of MIMD machines (64 x T9000) have been built (CERN, University of Kent) and are still running ... ⁽ⁱ⁾

4. Outlook open topics...



Open Topics ... which could not be covered in this presentation:

- Transputer Chip Family, Peripherals, C004: 32 Channel Link Switch
- Transputer modular Industry Standards: Boards & TRAMs
- Transputer Development Systems
- further Programing Languages
- Operating Systems
- Transputer Main Applications+Markets (AddOn Boards, embedded, MIMD)
- 2nd Generation Transputers + Routers:
 - T9000, C104, the IEEE-1355 Spacewire Standard, IEEE-1394
 - ST20450 (1995), ST20 embedded CPU (200+MHz) up today
- 3rd Generation Occam / CSP Languages
 - Occam-Pi, Handel-C ... HDLs for FPGA synthesis
 - KrOC Kent retargetable Occam Compiler
- Transputer Emulator
- Today's Transputers: <u>www.xmos.com</u>

Literature, Sources, Links



General+History

- Paper: [Co39] R.Cook "The Legacy of the Transputer" http://www.wotug.org/papers/lvimeyCook W22.pdf Book: [LR58] M.McLean and T.Rowland "The Challenge of the Transputer", Chapter 9 from "THE INMOS SAGA A Triumph of National Enterprise?", free download: http://www.wotug.org/papers/lvimeyCook W22.pdf Book: [LR58] M.McLean and T.Rowland "The Challenge of the Transputer", Chapter 9 from "THE INMOS SAGA A Triumph of National Enterprise?", free download: http://www.transputer.net/fbooks/saga/saga.pdf
- Interview: Iann Barron, Jinnos and the Transputer', Part1 & 2: http://www.cs.man.ac.uk/CCS/res/res32.htm#c [GHS88] H.Grubmüller, H.Heller, K.Schulten, "Superrechner eine Cray für Jedermann", mc.88.11.048-064, http://www.cs.man.ac.uk/CCS/res/res32.htm#c [GHS88] H.Grubmüller, H.Heller, K.Schulten, "Superrechner eine Cray für Jedermann", mc.88.11.048-064, http://www.cs.man.ac.uk/CCS/res/res32.htm#c [GHS88] H.Grubmüller, H.Heller, K.Schulten, "Superrechner eine Cray für Jedermann", mc.88.11.048-064, http://www.mpibpc.mpg.de/276339/paper mc. 1988.pdf [Me06] M.Helzle, "Transputer das verkannte Genie", "COMPUTERPRAXIS 21.Jul.2006,"// Computer das verkannte Genie", "ComPUTERPRAXIS 21.Jul.2006,"// ComPUTERPRAXIS 21.Jul.2006,"// ComPUTERPRAXIS 21.Jul.2006,"// ComPUTERPRAXIS 21.Jul.2006,"// ComPUTERPRAXIS 21.Jul.2006,"// ComPUTERPRAXIS 21.Jul.200

- [Introduct, and a product of the second s .

Documentation

- Wikipedia: http://en.wikipedia.org/wiki/Transpu
- Documentation: www.tranputer.net(Website of Michael Brüstle) → INMOS Datasheets & Technical Notes About Parallet: <u>http://www.classiccmp.org/transputer/</u> (Ram Meenakshisundaram's Transputer Home Page) → Boards, Hardware, Software Intro: [St85] C.W.Strevens (INMOS), the transputer' IEEE 1995

- Intro [INOS] C.W. Stevens (INWOS), and catabuter include rock in the construction of t
- Book: [Eb9] Heinz Ebert, Transputer and Coam, Das Handbuch für Systementwickler Heise 1993, ISBN-3-88229-0005 Book: John Roberts, "Transputer Acchitekt David May: <u>http://www.cs.bris.ac.uk/~dave/index.html</u>
- Book: Networks, Routers and Transputers, <u>http://wolug.ukc.ac.uk/docs/nrat/book.psz.tar</u> free download (Postscript-Format) The Transterpreter Project: <u>http://www.transterpreter.org/Transputer</u>
- Transputer-Emulator: https://sites.google.com/site/transputeremulator/

CSP+Occam

- Uccam Book: [Ho85] C.A.R.Hoare "Communicating Sequential Processes", 21jun2004, ISBN-01-31-53289-8, free download: <u>http://www.usingcsp.com</u> Book: [Hy95] D.C.Hyde, Introduction to the Programming Language Occam^{*}, free download: <u>http://www.eg.bucknell.edu/~cs366/occam.pdf</u> Book: [PM86] D.Pountain, D.May, A. Tutorial Introduction to Occam Programming^{*}, MacGraw-Hill NewYork 1986, ISBN-0-632-01847-X Book: [PR87] D.Pointain, R.Rudolph, Occam das Handbuch Anleitung zum Programmieren paralleler Rechnersysteme^{*}, Heise 1987, ISBN-3-88229-001-3 Software: KrOC the Kent retatgetable Occam Compiler, <u>http://www.cs.kent.ac.uk/project/sofa/kroo/</u> WoTUG-Archive: <u>http://www.votug.org/parallel/</u> World Transputer User Group, Proceedings & Papers

Literature, Sources, Links



some unsorted Papers ... Outlook

- .
- unsorted Papers ... Outlook Paper: [RWW91] H.Roebbers, P.Welch, K.Wijbrans, A generalized FFT algorithm on transputers", <u>http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.55.2284</u> Paper: Towards concurrency occampi on LEGO Mindstorm <u>http://www.cs.kent.ac.uk/pubs/2004/2004/content.pdf</u> Paper: Roger Heeley, 'The Application of the T9000 Transputer at CERN* (1995), <u>http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.20.7796</u> Interview: [Pa00] Ian Page, Software to Silicon with HandelC:, <u>https://www.doc.is.ac.uk/~whiteschlocal/arch2f1anpint.pdf</u> Announcement: [Gu09] Guildford (University of Surrey), 'Formal Verification of an Occam-to-FPGA Compiler and its Generated Logic Circuits", <u>http://www.surrey.ac.uk/computing/news/sevenls/2009/formal_verification_of_an_occamIoFPGA Compiler and its Generated Logic Circuits.</u> The Free Lunch Is Over: A Fundamental Turn Toward Concurrency in Software <u>http://www.gotw.ca/publications/concurrency-idd.htm</u> The Landscape of Parallel Computing Research: A View From Berkeley <u>http://view.eecs.berkeley.edu/wiki/Main_Page</u>


- INMOS-Patents _→ www.patentgenius.com US-Pat-4730308 Interface between a computer bus and a serial packet link 08Mar1988
- US-Pat-4785948 Microcomputer IMMOS 19Jul/1988 US-Pat-4783734 Computer with variable length process communication INMOS 08Nov1988 US-Pat-4811277 Communication interface INMOS 07Mar1989
- US-Pat-4794526 Microcomputer with priority scheduling INMOS 27Dec1988 US-Pat-4811277 Communication interface INMOS 07Mar1989

- US-Pat-49172/ Communication VIIII Netratade INWOS 04/Apr1989 US-Pat-4967326 Microcomputer INMOS 04Apr1989 US-Pat-4967326 Microcomputer building block_3002t1990 US-Pat-4980733 System for executing time dependent processes INMOS 29,Jan1991 US-Pat-5031092 Microcomputer with RAM in separate isolation well INMOS 09,Jul1991


- Origin of Pictures


 Original Chip Picture of T414 from http://www.chilton-computing.org.uk

 Original Chip Picture of T805 from www.tranputer.net</u> → Pictures (thanks to Michael Brüstle)
- Misc
 - Ockham's Razor: http://www.seanpamell.com/Hyperion%20Cantos/Web%20Pages/Occam%27s%20Razor.htm INMOS History & pictures: http://www.inmos.com/
- .
- Transputers can be fun: http://www.geekdot.com/ Transputers can be fun: http://www.michaelp.org/transputer lspy & Mtest: http://www.wizzy.com/wizzy/transputer.html .



| Exhibits 10115 | COMPUTER HISTORY MUSEUM |
|--|--|
| Microprocessors: 1981 to 1990 | 1990 |
| ☑ Tech-Node / Clock ☑ 2.5-1.5µm / 10-20MHz I.5-1.0µm / 20-30Mhz | Dominant Processors |
| Intel Intel Intel Intel Intel Intel SASSL 10 Maratelia 10 | Personal-Computer: |
| Intel 388 Intel 380X Intel 380X Yang 200 mm² 200 mm² 100 mm² Intel 186 Intel 380X 100 mm² Intel 380X Intel 186 Intel 380X Intel 380X Intel 380X | 16bit: Intel 8086+8087, 286+287, 386SX 32bit: 386DX+387 |
| Intel 1432(14) Intel 1432(14) Intel 1432(14) Intel 1432(14) Intel 1432(14) Intel 1432(14) Intel 1432(14) Intel 1432(14) Intel 1432(15) Intel 1432(14) | • 32bit: Motorola 68020+68 <mark>881</mark> |
| 494 t ansistors 496 t ansistors 100 mm ² 100 mm ² 100 mm ² | Embedded Market: |
| Motor Ga Bably Motor Ga Bably 100k Lasts bis 00 kinst 00 kinst 00 kinst | • 8bit: i8048, Z80, M680x |
| DEC | • 16bit: 68000 |
| DEC 7-11 129/ Lancibus 20 mm ² 20 mm ² 129/ Lancibus 20 mm ² 129/ Lancibus 129/ Lancib | Minicomputers & Workstations: |
| | • 32bit: Micro-Vax |
| 10%/ctanistor 10%/ctanistor 20%/ctanistor 07 mm ² 70 mm ² 80 mm ² 20%/ctanistor National Fairchild 50 mm ² 50 mm ² | Super-Computing: |
| National Particular National 2002 Mational 32002 70 k has stors Olk has stors 97 mm ² Starbid Clipper C111 | 32/64bit: CRAY-1 (1983) Vector Processor |






How to build a 32bit Constant or Address

The prefixx instruction loads its four data bits into the O register, and then shifts the O register up four places. The negative prex instruction is similar, except that it complements the operand register before shifting it up.

Consequently operands can be extended to any length up to the length of the operand register by a sequence of prex instructions.

The prex functions can be used to extend the operand of an operate instruction just like any other. The instruction representation therefore provides for an indenite number of operations.

The encoding of operations is chosen so that the most common operations, such as add and greater than, are represented without a prex instruction.




How to build a 32bit Constant or Address


The prefixx instruction loads its four data bits into the O register, and then shifts the O register up four places. The negative prex instruction is similar, except that it complements the operand register before shifting it up.


Consequently operands can be extended to any length up to the length of the operand register by a sequence of prex instructions.

The prex functions can be used to extend the operand of an operate instruction just like any other. The instruction representation therefore provides for an indenite number of operations.

The encoding of operations is chosen so that the most common operations, such as add and greater than, are represented without a prex instruction.









CPU

For more HW details ... see Patent List in Appendix.



| 2.1 Hardware Details Links: Data-Paths | |
|---|---|
| Each Link has separate input logic and output logic, combined with own DMA. Therewith Link operation can be fully overlapped w/ CPU operation. U-Bus: Data-Bus and Address-Bus Arbitration (Link DMA vs CPU) V-Bus, W-Bus: provides Source (input) or Destination (output) Address from PtrReg via DataAddrReg (CPU) to Address-Bus Z-Bus: connects Link DBufReg via ChannelDataReg (CPU) to Data-Bus (a) Link Transfer Rate nominal is 20Mbps (1,2MByte/s) for short distance direct Transputer to Transputer connection. In case of more than 30cm distance Fast-TTL buffering is recommended. (b) For long distance connection (>20m up 1km) matching RS422 is used. In case of larger distances the use of fiber optics is recommended. | Image: construction structure struc |



4. Outlook Transputer Target Applications



- Scientific and mathematical applications
- High speed multi processor systems
- High performance graphics processing
- Supercomputers
- Workstations and workstation clusters
- Digital signal processing
- Accelerator processors
- Distributed databases
- System simulation
- Telecommunications
- Robotics
- Fault tolerant systems
- Image processing
- Pattern recognition
- Artificial intelligence

4. Outlook other Programming Languages



- Ada
- C
- C++
- Fortran
- Forth
- Java

4. Outlook Transputer OS



- CHORUS (UNIX) System V
- Helios (UNIX), distributed OS, μ Kernel based ("Nucleus") \rightarrow see next Page
- Idris (UNIX), POSIX compatible, User-IF running on one CPU only, distributed Communication Kernels for Message Passing
- **Trollius** (UNIX), node based Kernel (same on each CPU), Lib. for Message Passing
- TINIX
- Virtuoso (UNIX), µKernel based (Nano-Kernel: Processes & Channels), available for different Hardware Platforms: T8/T9, TMS320C30, MIPS, 68030, ... x86

4. Outlook OS: Helios



ParHelion GmbH:

 Helios (UNIX), distributed OS, µKernel based ("Nucleus"), Client-Server Model, Message Passing, all resources are named Objects, e.g. Task Moving possible (secure autentication),

Nucleus consists of 4 components:

- Kernel (Message Passing, Memory Mgmt),
- System Lib (Sys Calls),
- Loader (Code & Data Mgmt),
- Processor Mngr (Task & I/O Mgmt)
- Memory requirements for μ Kernel ~ 1MB RAM, 4MB TRAM recommended.

