



Elektrotechnik und Informationstechnik, Stiftungsprofessur hochparallele VLSI Systeme und Neuromikroelektronik

Oberseminar Informationstechnik

Introduction





Oberseminar Informationstechnik

- VHDL Introduction
- Digital RTL Design
- Real-Valued Modelling

Neuromorphe VLSI-Systeme

- Analog CMOS circuits
- Neuromorphic systems
- EDA for analog circuits



Schaltkreis- und Systementwurf

- Design of digital systems
- Introduction to EDA software
- Simulation of digital circuits

Prozessorentwurf

- Complex digital design
- Synthesis of digital circuits
- Introduction to design flow



Three Main Parts of the Seminar

Lectures

- Introduction to VHDL
- Real-Valued Modelling
- Current Research Projects
- Introduction to the Project Work

Student Presentations

- Topics Derived from Research
- General Topics

 (e.g. Fuzzy Logic, Sensors, Actuators, Data Converters, etc.)

Project Work

- Digital Design + Analog Modelling
- Functional Check through Simulation
- Written Report



Project Work

- ONE ACCOUNT for ALL lab courses (e.g. Schaltkreis- und Systementwurf, Prozessorentwurf, Neuromorphic VLSI, this seminar)
- Please REGISTER yourself for EACH LAB COURSE

```
Website (Home)
https://tu-dresden.de/ing/elektrotechnik/iee/hpsn
```

```
Website (Information, Links, Anmeldung)
https://
tu-dresden.de/ing/elektrotechnik/iee/hpsn/studium/materialien
```

```
Login via IDM (ZIH-Login) required. Typical Login ID: e.g. s1234567
Register for `OSM′
Room: TOE 201
```



Introduction to VHDL



Introduction to VHDL

Motivation

- History of VHDL
- Fields of Application
- Contrast to Verilog

Laguage Basics

- Entity, Architecture, Configuration
- Data Types for Signals
- Concurrent Processes
- Sequential Statements
- Hierarchical Structures





- 1980s: US government programme "VHSIC" Very High Speed Integrated Circuits
- 1983: VHDL defined by the VHSIC Initiative VHSIC Hardware Description Language
 - Intended as a standardized language for specification and documentation of integrated circuits and other electronics
- 1987: VHDL becomes IEEE Standard 1076
- 1988: US DoD requires all electronic equipment to be documented in VHDL
- 1993: Revised IEEE standard 1076
 - Base of current VHDL
 - Newer revisions of 2002 and 2008





Modeling of circuits and systems





Compared to Verilog, VHDL ...

provides freedom to define types

- + good readability
- + high reusability
- don't over-use it

has strong type checking

- + can help to avoid misinterpretation of data
- you need lots of type conversions

has declaration overhead

- + very precise
- many lines of code
- has a set of very handy language features we will come to a few of them
- IS casE inSENsitiVE
- has different pitfalls



Introduction to VHDL

architecture behave of mug is signal sig : std_logic_vector(7 downto 0); begin

process (sig) begin for i in 0 to 2 loop sig(i) <= '0'; end loop; end process;

sig(3) <= '1';

end behave;

What is the value of sig after 10 ns?

A: 00001000

C: UUUUU000

B: UUUU1000

D: 11111000





VHDL Design Units

- entity port declaration
 architecture
 - architecture internal functionality of a design unit
 - configuration select one of several architectures

• package

commonly used declarations, such as data types or functions

 package body implementation of a package



entity – defines the input and output ports of a design unit

entity FULL_ADDER is
 port(A : in std_logic;
 B : in std_logic;
 Ci: in std_logic;
 S : out std_logic;
 Co: out std_logic);
end entity FULL_ADDER;





architecture – describes functionality and internal structure of a design unit

architecture RTL of FULL ADDER is

signal AB, AC, BC: std_logic;

begin

S <= A xor B xor Ci; AB <= A and B; AC <= A and Ci; BC <= B and Ci; Co <= AB or AC or BC;

end architecture RTL;





another **architecture** of the same entity

architecture NET of FULL ADDER is

-- component declaration - we come to it later

begin

XOR3_i : XOR3 port map (I1 => A, I2 => B, I3 => Ci, O => S); AND2_i1: AND2 port map (I1 => A, I2 => B, O => AB); AND2_i2: AND2 port map (I1 => A, I2 => C, O => AC); AND2_i3: AND2 port map (I1 => B, I2 => C, O => BC); OR3_i : OR3 port map (I1 => AB, I2 => AC, I3 => BC, O => Co);

end architecture NET;



configuration – *optionally* select particular architectures

configuration NET_CFG of FULL_ADDER is

for NET

-- select instance configurations - we come to it later

end for

end NET_CFG;





Use Model for entity / architecture / configuration

- very often only one architecture
 - > entity and architecture in one file and no configuration
- use configuration, when default binding is not sufficient

```
entity FULL_ADDER is
   port(...);
end entity FULL_ADDER;
architecture RTL of FULL_ADDER is
....
end architecture RTL;
```



VHDL entity













```
S <= A xor B xor Ci;
process (A, B) is
begin
    AB <= A and B;
end process;
OR3_i : OR3
    port map (I1 => AB, I2 => AC, I3 => BC, 0 =>
Co);
```

before we can explain statements and expressions, we need some **Data Types**



Pre-defined Data Types

integer natural	arbitrary range, defaults to 32bit non-negative integers e.g. indices into arrays and vectors
real	digital models of analog behaviour
time	advance time in test benches model timing behavior
boolean	truth values e.g. results of comparisons
bit, bit_vector	built-in logic type, <i>don't use them</i>



User-defined types

enumerations

Just a list of names. Very good for FSMs, commands, etc.

records

Aggregate of arbitrary types. Good for behavioral models and test benches.

• **IEEE 1164 logic** is the most prominent enumeration type

std_logic	single-bit digital signals
std_logic_vector	multi-bit digital busses
signed, unsigned	<pre>std_logic_vector in numerics</pre>

=> preferred type to design digital circuits



9 Values of std_logic

- **'U' uninitialized** before anything is assigned to a signal
- **'X' unknown** unresolved or conflicting condition
- **`0'** logic 0
- **`1' logic 1**
- **'Z' high impedance** tri-state signal, undriven
- 'W' weak conflicting condition or otherwise unknown state, can be over-written by '1' and '0'
- **'L' weak 0** weakly driven '0', e.g. pull-down
- **'H' weak 1** weakly driven '1', e.g. pull-up
- **'-' don't care** useful in selectors



9 Values of std_logic

- **'U' uninitialized** before anything is assigned to a signal
- **'X' unknown** unresolvable or conflicting condition
- **`0' logic 0** use these for digital design
- `1' logic 1 –
- **'Z' high impedance** tri-state , undriven
- **'W' weak** conflicting condition of otherwise unknown state, can be over-written bound and '0'
- **'L' weak 0** weakly d' ven '0', e.g. pull-down
- **'H' weak 1** weakly driven '1', e.g. pull-up
- **'-' don't care** useful in selectors



9 Values of std_logic

- **'U' uninitialized** before anything is assigned to a signal
- **'X' unknown** unresolvable or conflicting condition



- **'H' weak 1** weakly driven '1', e.g. pull-up
- **'-' don't care** useful in selectors





Vectors single bit signal single bit data type signal A : std logic; signal B : std logic vector(9 downto 0); index range 0 to 9 -- increasing multi-bit bus 9 downto 0 -- decreasing array data type





end





signal my4things : something_vector(3 downto 0);



Arrays of Arrays

Arrays of Arrays





Access to elements of arrays of arrays

type ram_type is array (0 to 511) of std_logic_vector(7 downto 0); signal ram : ram_type; signal read_data : std_logic_vector(7 downto 0); signal address : std_logic_vector(9 downto 0); signal some_bit : std_logic; signal bit_select : std_logic_vector(2 downto 0);

read_data <= ram(to_integer(unsigned(address)));
some_bit <=
 read_data(to_integer(unsigned(bit_select)));</pre>



Access to elements of arrays of arrays



read_data(to_integer(unsigned(bit_select)));



Arrays of Arrays

Caveat: Longest Static Prefix





Arrays of Arrays

Caveat: Longest Static Prefix

