



Elektrotechnik und Informationstechnik, Stiftungsprofessur hochparallele VLSI Systeme und Neuromikroelektronik

## **Oberseminar Informationstechnik**





#### **Project Work**

- ONE system ACCOUNT for ALL lab courses (e.g. Schaltkreis- und Systementwurf, Prozessorentwurf, this seminar)
- Please REGISTER yourself for EACH LAB COURSE

Website (Home) https://tu-dresden.de/ing/elektrotechnik/iee/hpsn

```
Website (Information, Links, Anmeldung)
https://
tu-dresden.de/ing/elektrotechnik/iee/hpsn/studium/materialien
```

Login via IDM (**ZIH-Login**) **required**. Typical Login ID: e.g. **s1234567** Register for **`OSM**′ Room: **TOE 201** 



### **Single-Person projects. One student – one project work.**

### Topics

- Choice of topics presented in the lecture
- You can also make your own project proposal

#### Structure

- Self-study your topic
- Give a presentation to the course: Elaborate the problem and present approaches to the solution.
- Develop and implement the solution in VHDL, simulate it.
- Hand in a report.

Presentation and Report are evaluated to yield your credits.





Folie Nr. 4







| Project Work                                  | Digital Controller                      | Mixed Signal Behavioural Model                       |
|---|---|--|
| PLL   |   |  |
| Analog PLL                                    | PFD, Divider, Binary Search             | Loop Filter, Oscillator                              |
| Digital PLL                                   | PID controller                          | Oscillator with temperature and voltage dependencies |
| Digital DLL                                   | PID controller                          | Digitally adjustable Delay Line, extenal Delay       |
| ADC/DAC                                       |   |  |
| SAR ADC                                       | SAR register / FSM                      | SC charge redistribution network                     |
| SD-ADC  | Decimation filter implementation        | SD-modulator   |
| Class D PA                                    | Digital FIR design + implementation     | analog RLC network                                   |
| Power   |   |  |
| Step-Down DCDC voltage mode regulation        | PID controller + digital PWM            | analog RLC network, simple ADC                       |
| Step-Down DCDC current mode regulation        | PID controller + digital PWM            | analog RLC network, simple ADC                       |
| Step-Down DCDC discontinuous mode pwm control | PID controller + digital PWM            | analog RLC network, simple ADC                       |
| DCDC Current Mode / controlled LED supply     | digital controller, PWM, interface      | analog RLC network, simple ADC                       |
| Neuro   |   |  |
| Polychronuous Spinking Neural Network         | AER busses and arbiters                 | Neurons, Synapses, Axons                             |
| Leaky IAF neurons                             | configuration registers, spike decoders | Neurons, Synapses                                    |
| Time Division Multiplexed Perceptron          | Multiplexers, Counters, FSM             | Current mode MDAC, simple non-linear neuron core     |
| Other   |   |  |
| Brushless DC Motor                            | Sequencer, controller                   | Electro-mechanical motor model                       |
| Your Own Idea                                 | ?                                       | ?  |



## **Hierachical Design**





# Hierarchy corresponds to the Instatiation Parallel Statement Inside the Architecture:

```
architecture RTL of Example is
    -- signal declarations go here
begin
S <= A xor B xor Ci;
process (A, B) is
begin
  AB \leq A and B:
end process;
                                                        instantiation
OR3 i
        : OR3
     port map (I1 => AB, I2 => AC, I3 => BC, O => Co);
end architecture RTL:
```















- for an entity: select the architecture
- for an instance:
  - $\circ$  use particular architecture
  - use specific configuration
  - o can replace the component with different entity
  - can map ports, even interchange ports
- configuration specification also within architecture
- no config -> default binding, last architecture



- Very wide range of means to select between choices in the hierarchy
- Most features not supported by synthesis tools
- Restrict yourself to one top-level configuration or no configurations at all



Arithmetic

# **Binary Arithmetic**

IEEE 1164 logic is the most prominent enumeration type
 std\_logic single-bit digital signals
 std\_logic\_vector multi-bit digital busses
 signed, unsigned std\_logic\_vector in numerics



Arithmetic

# **Binary Arithmetic**

IEEE 1164 logic is the most prominent enumeration type
 std\_logic single-bit digital signals
 no numerical interpretation
 signed, unsigned 2's complement numerics

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity BAR is...
architecture FOO of BAR is...
```







## ... back to Parallel Statements Inside Architectures





## **Signal Assignment Statements**





Operators

## **Operators in Signal Assignments**

- bit-wise logic and Boolean logic
  - result type = argument type

AND, OR, NAND, NOR, XOR, XNOR, NOT

- comparisons, result type: Boolean

   /= <</li>
   > <</li>
   <= / >=

   equal not equal less than greater than less/greater or equal
- numeric, result type: numeric
  - +, addition, subtraction, unary sign
    \*, / multiplication, division
    mod,rem modulo division, sign of right (mod) or left (rem) operand
    \*\* exponentiation
    abs absolute value



## other Parallel Statements Inside Architectures

```
architecture RTL of Example is
    -- signal declarations go here
begin
S <= A xor B xor Ci;
process (A, B) is
                      process
                  statement
begin
   AB \leq A and B;
end process;
OR3 i : OR3
     port map (I1 => AB, I2 => AC, I3 => BC, O => Co);
end architecture RTL;
```



### **Process Statement**









### **Sequential Statement: if-then-else**











### **Sequential Statement: case**





### **Sequential Statement: case**

```
case SEL is
  when "01" => Z <= A;
  when "10" => Z <= B;
  when others => null;
end case;
                           null statement – explicitly do
                           nothing in this branch
```



## **Sequential Statement: case**











## **Sequential Statement: for loop**





## **Sequential Statement: for loop**

