


Circuit and System Design

Part 2: Digital Systems

Logic Circuits

- 2-valued representation:
 - 0, LOW, L, FALSE
 - 1, HIGH, H, TRUE
- Electrical representation as voltage signal:
 - $V_{\text{sig}} > V_{\text{th}} \rightarrow 1$
 - $V_{\text{sig}} < V_{\text{th}} \rightarrow 0$



- Connecting (relating) input variables to output variables

$$(\mathbf{Z}_1, \mathbf{Z}_2, \dots) = F(A_1, A_2, \dots)$$

- Forms of representation:
 - Logic equations
 - Truth table
 - Gate netlist

- Operators:
 - Inversion:

$$Z = \bar{A}$$

A	Z
0	1
1	0

- AND:

$$Z = A_1 \cdot A_2$$

A ₁	A ₂	Z
0	0	0
0	1	0
1	0	0
1	1	1

- OR:

$$Z = A_1 + A_2$$

A ₁	A ₂	Z
0	0	0
0	1	1
1	0	1
1	1	1

- Calculation rules:

	Operation + (OR)	Operation · (AND)
1)	$(x + y) + z = x + (y + z)$	$(xy)z = x(yz)$
2)	$(x + y) = (y + x)$	$(xy) = (yx)$
3)	$x + xy = x$	$x(x + y) = x$
4)	$x + yz = (x + y)(x + z)$	$x(y + z) = xy + xz$
5)	$x + \bar{x} = 1$	$x\bar{x} = 0$
6)	$x + 0 = x$	$x1 = x$
7)	$x + 1 = 1$	$x0 = 0$
8)	$x + x = x$	$xx = x$
8)	$\bar{x} + y = \bar{x}\bar{y}$	$\bar{xy} = \bar{x} + \bar{y}$
9)		$\bar{\bar{x}} = x$

- Representation of a logic function as a table

inputs			outputs	
A_1	A_2	A_3	Z_1	Z_2
0	0	0	0	0
0	0	1	1	1
0	1	0	1	0
0	1	1	0	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	0
1	1	1	0	0

- Reduction of truth tables by Don't care (**X**)
- → Values which have no effect on the outputs

inputs			outputs	
A_1	A_2	A_3	Z_1	Z_2
X	0	0	0	0
X	0	1	1	1
X	1	0	1	0
X	1	1	0	0

- Relation between Min- or Max-terms of a logic function
- **Minterm:**
 - For exactly one output assignment of inputs = 1
 - OR function to connect minterms to get output value

inputs			outputs	
A_1	A_2	A_3	Z_1	Z_2
X	0	0	0	0
X	0	1	1	1
X	1	0	1	0
X	1	1	0	0

Minterms

$$Z_1 = \overline{A_2} \cdot A_3 + A_2 \cdot \overline{A_3}$$

$$Z_2 = \overline{A_2} \cdot A_3$$

- **Maxterm:**
 - For exactly one output assignment of inputs = 0
 - AND function to connect maxterms to get output value

inputs			outputs	
A_1	A_2	A_3	Z_1	Z_2
X	0	0	0	0
X	0	1	1	1
X	1	0	1	0
X	1	1	0	0

Maxterms

$$Z_1 = (A_2 + A_3) \cdot (\overline{A_2} + \overline{A_3})$$

$$Z_2 = (A_2 + A_3) \cdot (\overline{A_2} + A_3) \cdot (\overline{A_2} + \overline{A_3})$$

- A method for simplifying logic functions
- Modified arrangement of the truth table values
- Karnaugh map with
 - 2 inputs:

Z	A_1	$\overline{A_1}$
A_2		
$\overline{A_2}$		

- 3 inputs:

Z	A_1A_2	$\overline{A_1}A_2$	$\overline{A_1}\overline{A_2}$	$A_1\overline{A_2}$
A_3				
$\overline{A_3}$				

- 4 inputs:

Z	A_1A_2	$\overline{A_1}A_2$	$\overline{A_1}\overline{A_2}$	$A_1\overline{A_2}$
A_3A_4				
$\overline{A_3}A_4$				
$\overline{A_3}\overline{A_4}$				
$A_3\overline{A_4}$				

- Enter the values in logic table into Karnaugh map
- Minterm method:**
 - Bringing together the fields, which contain 1 (minerms)
 - Converting these fields into connected terms (AND functions)
 - Omitting variables in negated and not negated form
 - ORing these terms

Z	$A_1 A_2$	$\bar{A}_1 A_2$	$A_1 \bar{A}_2$	$A_1 \bar{A}_2$
$A_3 A_4$	1	1	0	0
$\bar{A}_3 A_4$	0	0	1	1
$\bar{A}_3 \bar{A}_4$	0	0	1	1
$A_3 \bar{A}_4$	1	1	0	0

$$Z = \boxed{\bar{A}_2 \cdot \bar{A}_3} + \boxed{A_2 \cdot A_3}$$

- **Maxterm** method:
 - Bringing together the fields, which contain 0 (maxterms)
 - Converting these fields into connected terms (OR functions),
Inversion of variables
 - Omitting variables in negated and not negated form
 - ANDing these terms

Z	$A_1 A_2$	$\overline{A}_1 A_2$	$\overline{A}_1 \overline{A}_2$	$A_1 \overline{A}_2$
$A_3 A_4$	1	1	0	0
$\overline{A}_3 A_4$	0	0	1	1
$\overline{A}_3 \overline{A}_4$	0	0	1	1
$A_3 \overline{A}_4$	1	1	0	0

$$Z = (\overline{A}_2 + \overline{\overline{A}_3}) \cdot (\overline{\overline{A}_2} + \overline{A}_3)$$

$$Z = (\overline{A}_2 + A_3) \cdot (A_2 + \overline{A}_3)$$

$$Z = \overline{A}_2 \cdot \overline{A}_3 + A_2 \cdot A_3$$

- Implementing logic functions using logic cells (Gates)
- Examples:

$$\text{INV: } Z = \bar{A}$$




$$\text{BUF: } Z = A$$




$$\text{AND2: } Z = A_1 \cdot A_2$$




$$\text{OR2: } Z = A_1 + A_2$$



$$\text{NAND2: } Z = \overline{A_1 \cdot A_2}$$




$$\text{NOR2: } Z = \overline{A_1 + A_2}$$




- Logic cell libraries additionally contain complex gates with >2 inputs
 - Adder, Multiplexer, AOI, OAI

- Standardized representation of logic symbols
 - IEC 60617-12 : 1997
 - [ANSI/IEEE Std 91/91a-1991](#)




- Widespread use of "distinctive-shape symbols" in manuals, standard cell libraries, scientific publications
- "... in the English-speaking world the American symbols (middle column) were and are common. *The IEC symbols have met with limited international acceptance and are (almost) consistently ignored in American literature.*" https://en.wikipedia.org/wiki/Logic_gate (23.10.2015)

- Representation of logic function using gate circuits




- Representation of the logic function depending on the available gate
- Circuit Synthesis, Mapping

- Freeware Logic Friday → www.sontrak.com
- Representation, simplification and optimization of logic functions (equation, table, gate netlist)




- The output value changes **when** the input values **change** after a delay time t_d (Delay)
- The ideal delay time is $t_d=0$
- Signal paths in circuits with multiple inputs and outputs may have different individual delays.




- Combinational circuits **do not include clocked memories**
- $Z = F(A)$

- $Z = F(A)$?




- Combinational circuits **do not include clocked memories**
- **BUT:** They have dynamic electrical systems (RC) with memory





- → Observing signals at **defined times** when $Z = F(A)$
- → Application of combinational logic theory **without memory**.

- Sequential logic circuits **include clocked memory**
- Memory state S
- Considering the system at times $(i, i+1, i+2, \dots)$, e.g. realised by a clocked signal (clock)








- Level-triggered storage element
- Inputs:
 - D: Data input
 - C: Clock (alternatively also E: Enable)
 - C=1 turns the latch transparent (Memory is written)
- Output:
 - Q: Data Output



D	C	Q
0	1	0
1	1	1
X	0	Q_{i-1}


- Interrupting the clock signal by a control signal EN (enable) $EN=0 \rightarrow CEN=0$
- Reduction of power consumption of temporarily unused circuit parts



Solution A

Solution B










D	C	Q
0	↑	0
1	↑	1
X	↓	Q_{i-1}

- Additional asynchronous input for defining an initial state **independent of Clock C**
- Possible with latches and flipflops
- Only active to one logic level (active-high (1), active low (0))
 - Active-high Set S: active when $S=1$ $\rightarrow Q_0 = 1$
 - Active-low Set SN: active when $SN=0$ $\rightarrow Q_0 = 1$
 - Active-high Reset R: active when $R=1$ $\rightarrow Q_0 = 0$
 - Active-low Reset RN: active when $RN=0$ $\rightarrow Q_0 = 0$











- Finite-State Machines (FSM) are the basic components of digital control units
- FSMs are sequential digital systems
- **Mealy Machine**



- $S_{i+1} = G(A_i, S_i)$
- $Z_i = F(A_i, S_i)$




- **Moore Machine**
- $S_{i+1} = G(A_i, S_i)$
- $Z_i = F(S_i)$




- Representation of states and their transitions
- Unique label for each state
- Marking of the **Reset** state



- Assignment of a unique binary word for each state
 - With m states $\rightarrow N$ state bits with $2^N \geq m$
 - Coding of the $2^N - m$ unused states as well!
- State coding affects:
 - Power consumption
 - \rightarrow Reduction of signal changes in the state word for the most frequently expected routes through the state graph
 - Complexity of state transition logic and output logic
- Example:
 - **Binary-Code** \rightarrow 6 Toggles in **S** per flow
 - **Gray-Code** \rightarrow 4 Toggles in **S** per flow





$S_{1,i}$	$S_{0,i}$	A_2	A_1	$S_{1,i+1}$	$S_{0,i+1}$
0	0	X	0	0	0
0	0	X	1	0	1
0	1	X	X	1	1
1	0	X	X	0	0
1	1	0	X	0	1
1	1	1	X	0	0


$S_{1,i}$	$S_{0,i}$	$Z_{2,i}$	$Z_{1,i}$
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0

$S_{1,i+1}$	S_1S_0	\bar{S}_1S_0	$\bar{S}_1\bar{S}_0$	$S_1\bar{S}_0$
A_1A_2	0	1	0	0
\bar{A}_1A_2	0	1	0	0
$\bar{A}_1\bar{A}_2$	0	1	0	0
$A_1\bar{A}_2$	0	1	0	0


$S_{0,i+1}$	S_1S_0	\bar{S}_1S_0	$\bar{S}_1\bar{S}_0$	$S_1\bar{S}_0$
A_1A_2	0	1	1	0
\bar{A}_1A_2	0	1	0	0
$\bar{A}_1\bar{A}_2$	1	1	0	0
$A_1\bar{A}_2$	1	1	1	0

$$S_{1,i+1} = \bar{S}_1 S_0$$


S_1 S_0 A_2 A_1



$$S_{0,i+1} = S_0\bar{A}_2 + \bar{S}_1S_0 + \bar{S}_1A_1$$



$S_{1,i}$	$S_{0,i}$	A_2	A_1	$S_{1,i+1}$	$S_{0,i+1}$
0	0	X	0	0	0
0	0	X	1	0	1
0	1	X	X	1	0
1	0	0	X	0	1
1	0	1	X	0	0
1	1	X	X	X	X




$S_{1,i}$	$S_{0,i}$	$Z_{2,i}$	$Z_{1,i}$
0	0	0	0
0	1	0	1
1	0	1	0
1	1	X	X

$S_{1,i+1}$	S_1S_0	\bar{S}_1S_0	$\bar{S}_1\bar{S}_0$	$S_1\bar{S}_0$
A_1A_2	X	1	0	0
\bar{A}_1A_2	X	1	0	0
$\bar{A}_1\bar{A}_2$	X	1	0	0
$A_1\bar{A}_2$	X	1	0	0

$S_{0,i+1}$	S_1S_0	\bar{S}_1S_0	$\bar{S}_1\bar{S}_0$	$S_1\bar{S}_0$
A_1A_2	X	0	1	0
\bar{A}_1A_2	X	0	0	0
$\bar{A}_1\bar{A}_2$	X	0	0	1
$A_1\bar{A}_2$	X	0	1	1

$$S_{1,i+1} = S_0$$

$S_1 \quad S_0 \quad A_2 \quad A_1$




$$S_{0,i+1} = S_1\bar{A}_2 + \bar{S}_1S_0A_1$$

23.10.2019

1. Set up state-transition diagram
2. Determine the number of state bits and state coding
3. State-transition table and output table
4. Simplification of logic (Karnaugh, equation)
5. Create a gate netlist

Arithmetic - Number Formats

- Representation of unsigned integers as n-bit vector
- $b \in (0; 1)$
- Decimal value: $D = \sum_{i=0}^{n-1} b_i \cdot 2^i$
- Value range: $0 \leq D \leq 2^n - 1$



„most significant bit“ (MSB)

„least significant bit“ (LSB)

Decimal	Binary	Hexadecimal
0	0b0000	0x0
1	0b0001	0x1
2	0b0010	0x2
3	0b0011	0x3
4	0b0100	0x4
5	0b0101	0x5
6	0b0110	0x6
7	0b0111	0x7
8	0b1000	0x8
9	0b1001	0x9
10	0b1010	0xA
11	0b1011	0xB
12	0b1100	0xC
13	0b1101	0xD
14	0b1110	0xE
15	0b1111	0xF

- 1-bit Addition $a+b$

a	b	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

- Example Addition:

$$\begin{array}{r}
 & 0 & 1 & 0 & 1 & (5) \\
 + & 1 & 1 & 0 & 1 & (13) \\
 \hline
 \text{Carry} & 1 & 1 & 0 & 1 & \\
 \text{Sum} & 0 & 0 & 1 & 0 & (2)
 \end{array}$$

- Addition of n-bit numbers \rightarrow n+1 bit output

- 1-bit Multiplication $a \cdot b$


a	b	$a \cdot b$
0	0	0
0	1	0
1	0	0
1	1	1

- Example: $0b1001 \cdot 0b0101$ (9·5)

					1	0	0	1	
					1	0	0	1	1
+					0	0	0	0	0
					1	0	0	1	1
+					0	0	0	0	0
Product	0	0	1	0	1	1	0	1	(45)

- Multiplication of n-bit numbers → 2n-bit output

- Representation of signed integer numbers as n-bit vector
- $b \in (0; 1)$
- 2's complement representation
- Decimal value:
 - positive number: when $b_{n-1} = 0$: $D = \sum_{i=0}^{n-1} b_i \cdot 2^i$
 - negative number: when $b_{n-1} = 1$: $D = -1 \cdot (\sum_{i=0}^{n-1} \bar{b}_i \cdot 2^i + 1)$
- Value range: $-2^{n-1} \leq D \leq 2^{n-1} - 1$



„sign bit“

„least significant bit“ (LSB)

Decimal value	Binary Signed (2's complement)
0	0b0000
1	0b0001
2	0b0010
3	0b0011
4	0b0100
5	0b0101
6	0b0110
7	0b0111
-8	0b1000
-7	0b1001
-6	0b1010
-5	0b1011
-4	0b1100
-3	0b1101
-2	0b1110
-1	0b1111

- calculation of $-1 \cdot A$
 1. Inversion of all bits of A
 2. Addition of +1
- Example:
 - $-1 \cdot 3 = -1 \cdot (0b0011) \rightarrow 0b1100 + 0b0001 = 0b1101 = -3$
 - $-1 \cdot (-3) = -1 \cdot (0b1101) \rightarrow 0b0010 + 0b0001 = 0b0011 = 3$

- Example 1:

	0	0	1	0	(2)
+	1	1	1	0	(-2)
Carry	1	1	1	0	
Sum	0	0	0	0	(0)

OK

- Example 2:

	1	1	1	0	(-2)
+	1	1	1	0	(-2)
Carry	1	1	1	0	
Sum	1	1	0	0	(-4)

OK

- Example 3:

	0	1	0	0	(4)
+	0	1	1	0	(6)
Carry	0	1	0	0	
Sum	1	0	1	0	(-6)

Error

Addition of pos.
numbers must
give pos. result!

- Example 4:

	1	1	0	0	(-4)
+	1	0	1	0	(-6)
Carry	1	0	0	0	
Sum	0	1	1	0	(6)

Error


Addition of neg.
numbers must
give neg. result!

- Carry: Carry out the highest binary digit (MSB) in the **unsigned** range
- Overflow: Detection of the **signed** range overflows


Sign(A)	Sign(B)	Sign(A+B)	Overflow
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

Decimal value	Unsigned representation	Signed representation
Carry Bit	Error	not relevant
Overflow Bit	not relevant	Error

- Addition and Subtraction can be done with the same circuit



- Representation of numbers with decimal point and decimal places as n-bit vector
- k **decimal** und n-k **predecimal**
- Values of LBS: 2^{-k}
- Decimal value:
$$D = \sum_{i=0}^{n-1} b_i \cdot 2^{i-k}$$
- Value range: $0 \leq D \leq (2^n - 1) \cdot 2^{-k}$



„most significant bit“ (MSB)

„Point“

„least significant bit“ (LSB)

Representation of signed fixed-point numbers analogous to integers (scaling with 2^{-k})

- Addition/Subtraction of n-bit Fixed-Point numbers:
 - $A=a \cdot 2^{-k}$, $B=b \cdot 2^{-k} \rightarrow A \pm B = (a \pm b) \cdot 2^{-k}$
 - (n+1)-bit output
- Example 1:
 - $n=4$, $k=2$, $2^{-k}=0.25$, unsigned

	0	1	1	0	(1.50)
	+ 1	0	0	1	(2.25)
Carry	0	0	0	0	
Sum	1	1	1	1	(3.75)


- Example 2:
 - $n=4$, $k=2$, $2^{-k}=0.25$, signed

	0	1	1	0	(1.50)
	+ 1	0	1	1	(-1.25)
Carry	1	1	1	0	
Sum	0	0	0	1	(0.25)

- Multiplication of n-bit Fixed-Point numbers:
 - $A=a \cdot 2^{-k}$, $B=b \cdot 2^{-k} \rightarrow A \cdot B = (a \cdot b) \cdot 2^{-2k}$
 - → Doubling the number of decimal places
 - 2n-Bit output with 2^{-2k} LSB accuracy
- Example:
 - $n=4$, $k=2$, $2^{-k}=0.25$, unsigned
 - $0b1001 \cdot 0b0101$ ($2.25 \cdot 1.25$)

			1	0		0	1	
					1	0	0	1
+				0	0	0	0	
+				1	0	0	1	
+		0	0	0	0			
Product	0	0	1	0	1	1	0	1
								(2.8125)

- Multiplication of n-bit values \rightarrow 2n-bit output
- For n-Bit data buses, scaling is necessary $c = \text{Scale}(b)$



- In SSE lab exercise:
 - **SCALER64_to_32**: Determination of overflows (signed, unsigned)
 - Indication of the number k LSBs
 - Use only when overflow signals are needed
 - Otherwise: direct wiring of the bus signals


- Division of n-bit Fixed-Point numbers:
 - $A=a \cdot 2^{-k}$, $B=b \cdot 2^{-k} \rightarrow A/B = (a/b) \cdot 2^{-k+k} = a/b$
- For n-bit operands:
 - n-bit integer result + n-bit **Remainder (Modulo)**
 - Example: $0b1101 / 0b0011$ ($13/3$) = $0b0100$ Remainder: $0b0001$
 - SSE lab : **DIV_FIXED32_signed** and **DIV_FIXED32_unsigned**
 - n-bit integer result + infinitely many decimal places
 - Example: $0b1101 / 0b0011$ ($13/3$) = $0b0100,010101\dots$ ($4,3333\dots$)
 - In SSE lab : **DIV_FIXED64_signed** (32 predecimal, and decimal, limited accuracy!)

- Problems with Fixed-Point representation:
 - Limited value range
 - Fixed-Point: Compromise between value range and accuracy
- Number representation in the form:
$$X = \textcolor{red}{S} \cdot \textcolor{green}{M} \cdot 2^{\textcolor{blue}{E}}$$
 - Basis: 2
 - $\textcolor{red}{S}$: sign \rightarrow 1-Bit
 - $\textcolor{green}{M}$: mantissa \rightarrow unsigned fixed-point
 - $\textcolor{blue}{E}$: Exponent (variable) \rightarrow signed integer
- Very high precision with small numbers
- Very large value range for large numbers (with lower precision)
- Floating point representations are approximations!


- Example: Number 5 in floating point form
 - $5 = +1 \cdot 1.25 \cdot 2^2$
 - $S=0$
 - $M=0b1,01_0000_0000_0000_0000_0000$
 - $E=0b00000010$
- But also: $5 = +1 \cdot 0.625 \cdot 2^3$, $5 = +1 \cdot 0.3125 \cdot 2^4$, $5 = +1 \cdot 0.15625 \cdot 2^5$, ...
- The floating-point representations are not uniquely determined
- → Normalization of the value range of Mantissa
- e.g. $1 \leq M < 2$


- The exponent of a floating point number is signed
- Hardware required for signed operations
- Storing the exponent as $E' = E + B$ as an unsigned number
 - B: Bias
 - Example: 8-bit Exponent: B=127
- Enables use of unsigned arithmetic components for floating point units

- Defines floating point number formats and their representation in bits.



	Bits	Mantissa (Bit)	Exponent (Bit)	Bias	Value range	Accuracy (Decimal)
Single (float)	32	23	8	127	10^{-38} bis 10^{38}	≈7
Double	64	52	11	1023	10^{-308} bis 10^{308}	≈16







- Number formats fixed-point (singed, unsigned) and floating point
- Higher accuracy requires more effort regarding:
 - Higher storage requirements
 - Larger chip area for arithmetic
 - Longer logic runtimes → Frequently implementing complex arithmetic blocks in several clock cycles (pipelining)
 - Higher energy expenditure of the calculation
- Choice of number format is critical to the efficiency of hardware implementation

Arithmetic - Circuits

- Addition of 2-bit
 - Inputs A, B
 - Output S (Sum), CO (Carry)




A	B	S	CO
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = A \oplus B$$

$$CO = A \cdot B$$

- Addition of 2 bit and Carry
 - Inputs A, B, CI (Carry In)
 - Outputs S (Sum), CO (Carry)




A	B	CI	S	CO
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = A \oplus B \oplus CI$$

$$CO = A \cdot B + CI \cdot (A \oplus B)$$


$$S = A \oplus B \oplus CI$$

$$CO = A \cdot B + CI \cdot (A \oplus B)$$



Carry path CI → CO: 2 gate stages

- Concatenation of full adders to add n-bit numbers
- If no CI is needed, first stage can be replaced with HA



Critical path: CI \rightarrow CO: $2 \times n$ gate stages

- Example:
 - 32-Bit Adder \rightarrow 64 gate delays
 - 28nm: $t_{gate} \approx 50\text{ps} \rightarrow T = 3,2\text{ns} \rightarrow f_{max} \approx 310\text{MHz}$
- State of the art: 32-bit processors at $> 2\text{GHz} \rightarrow$ How does it work?

- Carry paths are time critical!
- → Reduction of the logic levels in the carry path
- Introduce new values:
 - P: Propagate: Passing on the carry
 - G: Generate: Generating the carry

A	B	CI	S	CO	P	G
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	1	0	1	0
0	1	1	0	1	1	0
1	0	0	1	0	1	0
1	0	1	0	1	1	0
1	1	0	0	1	0	1
1	1	1	1	1	0	1

$$S = A \oplus B \oplus CI$$

$$CO = A \cdot B + CI \cdot (A \oplus B)$$

$$P = A \oplus B$$


$$G = A \cdot B$$


$$S = P \oplus CI$$

$$CO = G + CI \cdot P$$


- Prediction of carry bits → Carry Look Ahead
- Example n=4:
 - $C_1 = G_0 + C_0 P_0$
 - $C_2 = G_1 + C_1 P_1 = G_1 + G_0 P_1 + C_0 P_0 P_1$
 - $C_3 = G_2 + C_2 P_2 = G_2 + G_1 P_2 + G_0 P_1 P_2 + C_0 P_0 P_1 P_2$
 - $C_4 = G_3 + C_3 P_3 = G_3 + G_2 P_3 + G_1 P_2 P_3 + G_0 P_1 P_2 P_3 + C_0 P_0 P_1 P_2 P_3$

Requires only 5 logic stages!







- Pre-calculation of Generate and Propagate for an n-bit group





- Group Propagate: $PG = P_3 P_2 P_1 P_0$ → 2+1 gate stages
- Group Generate: $GG = G_3 + G_2 P_3 + G_1 P_3 P_2 + G_0 P_3 P_2 P_1$ → 4+1 gate stages




4-Bit CLA Adder








**Carry Path (G)
4 gate stages**



Carry Path (G) 4 gate stages




Carry Path (G) 4 gate stages

- $\rightarrow 1 + 3 \cdot 4 + 2 = 15$ gate stages for C64
- 64-Bit Ripple Carry Adder would have ≈ 128 gate stages

- Fast carry forwarding through multiplexer
- Homogeneous hardware implementation of adder chains

$$S = P \oplus CI$$

$$CO = G + CI \cdot P$$



Carry Path CI → CO: 1 Multiplexer

Example: Carry Chain in FPGA Logic Blocks

- Fast carry paths in Field-Programmable Gate Arrays (FPGAs)
- Implementing fast adders and subtractors with configurable word length






Figure 2-3: Diagram of SLICEM

- Source: Xilinx 7 Series FPGAs Configurable Logic Block, User Guide UG474 (v1.7) November 17, 2014

- Weighted addition of partial products $a_i \cdot b_j$


					A3	A2	A1	A0	
					A3B0	A2B0	A1B0	A0B0	B0
+				A3B1	A2B1	A1B1	A0B1		B1
+			A3B2	A2B2	A1B2	A0B2			B2
+		A3B3	A2B3	A1B3	A0B3				B3
	P7	P6	P5	P4	P3	P2	P1	P0	

- Addition of partial products $a_i \cdot b_j$ by ripple carry chains




- Addition of the **weighted** partial products in a tree structure Reduction of the logic levels especially for large adders (complexity $O(\log n)$)

					A3	A2	A1	A0	
				A3B0	A2B0	A1B0	A0B0		B0
+				A3B1	A2B1	A1B1	A0B1		B1
+				A3B2	A2B2	A1B2	A0B2		B2
+				A3B3	A2B3	A1B3	A0B3		B3
				P7	P6	P5	P4	P3	P2
								P1	P0




- Presentation of circuits for binary addition and multiplication
- Strategies for optimizing hardware implementation regarding gate delays
- In the practical implementation further boundary conditions are to be considered, such as e.g. chip area, power consumption




Data Paths



- Arithmetic Logic Unit (ALU) process numerical and logic data
 - Operands (OPA, OPB, ...)
 - Mode (M): Choice of operation, e.g.
 - ADD, SUB, MUL, DIV, SHIFT, AND, OR, ...)
 - Result (RES)
 - Status Flags (F): Additional information about the operation, e.g.
 - CARRY, OVERFLOW, SIGN, ZERO
- ALU data path building blocks can be combinational or sequential
- In SSE Lab, dedicated building blocks are available for the arithmetic operations





- Ordering n-bit flip-flops for data storage
- Reset-value** of register, set at implementation time by selecting the flip-flop type (**Set**, **Reset**)




Very fast access (1 clock), very short delay CLK $\uparrow \rightarrow Q$

- Conditional writing to flip-flop when $E = 1$
- $Q_{i+1} = D_i$, when $E=1$
 - $Q_{i+1} = Q_i$, otherwise
- Implementation using **Multiplexer**
 - Permanent data writing
 - Selection of data




- Low circuit complexity
- Hardly any increase in power consumption with high write activity

- Implementation using **Clock Gate**
 - Selective clocking for the register




- Higher circuit complexity (area)
- Higher power consumption with high write activity
- Lower power consumption with low write activity



- → Clock Gating application depends on the operation scenario



- Addressable memory
- Memory Array
 - Data word length: n_D
 - Addresses: n_A
 - Capacity $n_A \cdot n_D$
- Access via ports
 - Write: $\text{MEM}(\text{addr}) = D_{\text{IN}}$
 - Read: $Q = \text{MEM}(\text{addr})$
- Criteria:
 - Storage density [Bit/ μm^2]
 - Access time (number of clock cycles, delay CLK \rightarrow Q)
 - Power consumption
 - Non-volatile memory (yes/no)




Type	NVM	Bits/ μm^2	Access time	Typical memory sizes	Comments
Latch	No	<1	some 10ps	some Bits	Control circuit needed bcc. level sensitive!
FlipFlop	No	<0.4	some 10ps	some Bits	
SRAM	No	<7 (Cell) <5 (Macro)	some 100ps	some kBit to MBit	Complex control circuit (SRAM Macro)
(embedded) DRAM	No	<30	some 100ps	some kByte to Mbyte	Dynamic memory, refresh needed. Possibly extra process options (costs!)
(embedded) Flash	Yes	<30	some ns	some kByte to Mbyte	Extra process options (costs!)
ROM	Yes	<15	some 100ps	some kBit to MBit	„Mask programming“ during implementation
OTP	Yes	<10	some 100ps	some kBit to MBit	„one-time programming“ when testing the chip

Values estimated for 28nm technology node



- Example:
 - Synchronous SRAM Port
 - 1 clock access time
 - Write-Through Function



- Single Port (SP)
 - Access from **one Write/Read Port**
- Dual Port (DP)
 - Access from **2 independent Write/Read Ports**
 - Synchronous and asynchronous variants possible
 - Arbitration / prioritization of Write accesses to the same addresses necessary
- Two-Port (TP)
 - Access from **one Write Port** and **one separated Read Port**



- Arrays of registers with multiple write and read ports
- Addressable access
- Typically synchronous (same clock for all ports)
- Faster access (1 Clk), short delay CLK $\uparrow \rightarrow Q$





- Application in systems with multiple cores

Example: Register File for SDR Processor

- Register File for Infineon X-GOLD SDR™ 20 Processor
- Developed by the HPSN chair (2008/2009)
- 16-words of 34 bits each, 4-Write Ports, 6 Read Ports
- Cell-Based Design → Optimization at Transistor level





Source: infineon.com



Example: Register File for SDR Processor



- Implementation in 65nm CMOS Technology
- $\approx 0,026\text{mm}^2$ chip area ($0,02\text{Bit}/\mu\text{m}^2$)
- 300MHz clock frequency
- Increased efficiency compared to synthesis and place & route implementation:
 - 44% of saved area and
 - 30% of power consumption reduced








Johannes Uhlig, Sebastian Höppner, Georg Ellguth, and René Schüffny, A Low-Power Cell-Based-Design Multi-Port Register File in 65nm CMOS Technology, IEEE International Symposium on Circuits and Systems ISCAS 2010, 2010, p. 313-316,

- The interconnects of data path blocks should be flexible and reconfigurable
- Bus systems serve the networking (connection) of data path elements
- 3 approaches will be presented:
 - Tri-state Bus
 - Multiplexer Bus
 - Complex bus systems and Network-on-Chip


- Gate **outputs** generate 2 logic levels (0,1)




- Connecting several gate **outputs** is only possible if they drive the **same** level




- Introducing a **third** initial state (Tri-State) **Z**
- Output driver is switched to high impedance, by separate control signal (OE)




- Connecting several gate **outputs** in tri-state is possible.
- Only one driver may be active!




- Buffer with Tri-state output driver



OE	A	Z
0	X	Z
1	0	0
1	1	1







- Combinational gates and sequential building blocks (e.g., registers) may be supplied with tri-state outputs.




- Several building blocks can be connected to **one** tri-state bus
- Only **one** driver may be active per tri-state bus → Control unit!
- Several buses possible for **parallel** data transfer between building blocks

Disadvantage of Tri-State Buses



- In current designs with automated Place & Route (P&R), tri-state signals are avoided!


- Selecting the data sources for bus using multiplexer
- Selecting bus for the input of data path element using multiplexer
- Multiplexer Select signals are set using control unit



- Advantage: No Tri-State driver
- Number of multiplexer inputs depends on necessary data connections
- Goal: Minimization of the necessary multiplexer inputs
- Possibility of hierarchical implementation of multiplexers
- Bus Multiplexer: Selecting data source for the bus
- Input Multiplexer: Selecting data source for the input of data path element


- Example: $C = (A+B) + A/2$


State	Data source	Number of buses
LOAD A	IN → REGA	1
LOAD B	IN → REGB	1
COMP1	REGA → ALU(OPA) REGB → ALU(OPB) REGA → SHIFT	2
COMP2	ALU(RES) → ALU(OPA) SHIFT → ALU(OPB)	2
STORE	ALU(RES) → OUT	1




- 2 Data buses needed (**BUS A**, **BUS B**)

Example: Bus Implementation (Tri-State Bus)







- Reduction of Multiplexer




- The previous bus systems require **application-specific** control by a control unit
- They are not standardized → Integrating prefabricated building blocks (IP) is difficult.
- Complex digital systems require flexible, standardized bus systems
- Basic concept:
 - Standardized bus interface (**Data**, **Address**, **Control and Status signals**)
 - Addressing Bus users (ID)
 - Access via ports (similar to Memory)
 - Internal bus control logic is responsible for data transfer and monitoring the access



- „Circuit Switched Network“ → Multiplexer Bus
- Master and Slave components with standardized bus interface
- Arbitration and Prioritization of access by Bus Controller
- Synchronous (CLK)
- Sequential access (Address cycle, Data cycle, Wait cycles when Bus „busy“, Burst)
- Examples: ARM AHB, WishBone, ...




- Advantages:
 - Standardized bus interface
 - Low latency (few clock cycles)
 - Easy to implement (synchronous design)
- Disadvantages:
 - Local synchronous clocking for "global wiring" on the chip
 - Higher costs regarding chip area and power consumption
 - can limit the maximum clock frequency
- Example: Music 2 SIMD Cluster





Infineon/IMC MuSiC2 SIMD
Cluster (conv. interconnect)

- „Packet Switched Network“ → Routing of Packets through the network (**Router**)
- Flexible topologies possible
- Standardized package format and components interface
- High performance (data throughput, latency) in complex systems through parallelism
- Global asynchronous realization possible, individual cycles of the individual components




- Tomahawk2: Software-Defined Radio baseband processor, developed by TUD-MNS and TUD-HPSN
- Connecting system components in a NoC
- Point-to-point connections with fast serial links → compact layout




Höppner, Sebastian and Walter, Dennis and Hocker, Thomas and Henker, Stephan and Hänsche, Stefan and Sausner, Daniel and Ellguth, Georg and Schlüssler, Jens-Uwe and Eisenreich, Holger and Schüffny, René, An Energy Efficient Multi-Gbit/s NoC Transceiver Architecture With Combined AC/DC Drivers and Stoppable Clocking in 65 nm and 28 nm CMOS, IEEE Journal of Solid State Circuits 50 (2015), no. 3, 749-762,

- Clock frequency and Data throughput, measured in
 - [GHz]
 - Operations per seconds [GOPS]
- Chip area, measured in
 - [μm^2]
 - NAND2 equivalents (technology-independent standardization)
- Energy per calculation step, measured in
 - [pJ]




- Data paths have many timing paths with delay t_{delay}
 - Starting point: register output
 - End point: register input
 - Clock frequency is limited by the **critical path** ($f_{\text{max}} \approx 1/\max(t_{\text{delay}})$)
- Only few data path elements are critical to timing




- $f_{\max} = 1/\max(t_{\text{delay}}) \rightarrow 285\text{MHz}$
- Latency: 4 clock cycles
- Data throughput: $285\text{MHz}/4 = \mathbf{71 \text{ MOP/s}}$ (without Pipelining)

- Logic Re-Timing:





- $f_{\max} = 1/\max(t_{\text{delay}}) \rightarrow 333\text{MHz}$
- Latency: 4 clock cycles
- Data throughput: $333\text{MHz}/4 = \mathbf{83 \text{ MOP/s}}$ (without Pipelining)
- Can be done automatically by synthesis tools

- Inserting register stages:




- $f_{\max} = 1/\max(t_{\text{delay}}) \rightarrow 500\text{MHz}$
- Latency: 5 clock cycles
- Data throughput: $500\text{MHz}/5 = \mathbf{100 \text{ MOP/s}}$ (without Pipelining)
- Arithmetic Circuit IP (RTL) often configurable in terms of number of clock cycles needed (e.g., Synopsys Design Ware)



- Implementation of sequential processes
- Register values in time step i are the basis for calculation in step $i+1$
- Advantages:
 - Shorter logic delay time (calculation in several clock cycles)
 - Low hardware costs (reuse of blocks in different clock cycles)
- Disadvantages:
 - Longer calculation time



- Latency N clock cycles
- Data rate $1/N$ operations per cycle




- **Parallel** processing of subtasks (pipelining), by:
 - Splitting the logic per computing step into **separate** circuits ("Loop Unrolling")
 - Or: inserting register stages into combinational arithmetic blocks




- Latency N clock cycles
- Data rate 1 operation per clock cycle


Example: Sequential Binary Multiplier



$\begin{array}{r} 1 \\ + \\ 0 \\ + \\ 1 \\ \hline \end{array}$	$\begin{array}{r} 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ \hline 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ \hline \end{array}$	$\begin{array}{r} 1 \\ 0 \\ 0 \\ 1 \\ \hline 1 \\ 0 \\ 1 \\ 0 \\ \hline \end{array}$
--	--	--



- Inserting register stages in a binary multiplier
- Latency: 4 clock cycles, Data throughput: 1 output/cycle




- We discussed:
 - Data path building blocks
 - Memory architectures
 - Bus systems
- Timing optimization for sequential data path blocks
 - Inserting register stages
 - Sequential Re-Timing
 - Pipelining

Hardware Implementation of Algorithms

- Algorithms can be described as:
 - Text
 - Equations
 - (Pseudo-) Code
 - ...
- Scenario 1:
 - Programming a given hardware (**Processor**)
 - Given data path, memory architecture, instruction set
 - **Mapping** the code to the hardware using a compiler
- Scenario 2:
 - Design of Algorithm Specific Hardware (ASIC)
 - **Design** of data path, memory architecture, control flow

- Formal representation of data flow:

- Operations $V=\{v_0, v_1, v_2, \dots\}$
- Delay $D=\{d_0, d_1, d_2, \dots\}$
- Set of edges $E=\{e_{ij}, \dots\}$
- Pred_{vi} all predecessors of v_i
- Succ_{vi} all successors of v_i




- The "runtime" of an operation is specified in **clock cycles**
- Presenting **start time** and **delay time**
- Specifying the necessary **hardware resources**


- Determines the schedule of operations
- Consideration of constraints
 - runtime (Timing Constraints)
 - Hardware complexity (Ressource Constraints)
- Scheduling is an optimization problem
 - Sets the start time of operations
 - Follows the given boundary conditions
- Result of scheduling:
 - Creating a DFG
 - Derived from this:
 - Data path
 - Which and how many data path blocks?
 - Which and how many registers?
 - How many buses?
 - Register transfer after designing the control unit

- Numerical DGL solution: $y''+3xy'+3y=0$
- Forward Euler method
- Saving output in RAM to ADDR


```

WHILE (x<a) DO
    x1:=x+dx;
    u1:=u-(3·x·u·dx)-(3·y·dx);
    y1:=y+(u·dx);
    x := x1; u := u1; y :=y1;
    addr := addr+1; STORE(y1,addr);
ENDWHILE
    
```







- Scheduling Algorithm:
 - Repeat for all nodes v_i
 - Select a v_i whose **predecessors** are all assigned
 - Terminate $v_i \rightarrow t_i = \max (t_j + d_j)$ for all j from Pred_{v_i} (\rightarrow earliest time)
 - Until all v_i are assigned




- Scheduling Algorithm :
 - Repeat for all nodes v_i
 - Select a v_i whose **successors** are all assigned
 - Terminate $v_i \rightarrow t_i = \min (t_j - d_i)$ for all j from Succ_{v_i} (\rightarrow latest time)
 - Until all v_i are assigned




- Degree of freedom of start time of operations without affecting the latency of DFG




- Scheduling for
 - given hardware resources (chip area)
 - Extreme case: minimal hardware (modules, buses)
 - Use of mobility (no increase in latency):




- Inserting additional clock cycles → Increasing the latency




- Scheduling for a given processing time
- Application e.g. digital signal processors (DSP) with real-time requirement → Output must be available according to the given number of cycles
- Example: Minimal Hardware with latency = 6 clock cycles




- Detailed DFG with explicit representation of registers
- Visualization of data storage → **Hardware register**
 - Basic for designing pipelines
 - Explicit representation of **branches**




- Assigning **data buses** to edges of the DFG
- → Determines the number of necessary data buses



- Building pipelines by adding (if needed):
- Registers, Data path blocks, Buses
- Throughput of 1 output per clock cycle at N clock latency
- Be aware of (conditional) jumps! → → if necessary discard results




- Sequential SRAM access




- Calculate the address through Fixed-Point ALU
- Consider **SRAM signals** such as registers
- Example:

Address	Action
0	Read to REGA
1	Read to REGB
2	Read to REGC




- Calculate the address through Fixed-Point ALU
- Consider **SRAM signals** such as registers
- Example:

Address	Action
3	Write from REGD
4	Write from REGE
5	Write from REGF





- Constructing data path from a DFG
- Determine the number of
 - Modules
 - Registers
 - Buses/ data connections
- Design of data path with bus system (for example multiplexer) → see section Data paths / Buses

- Representation of processes in Register Transfer Notation




- A register transfer block describes **one** clock cycle



- RT representation defines the states and state transitions of FSM
- Conditions: Flags
- RT representation defines the signals → output logic of FSM
- Switching buses (tristate driver, multiplexer)
 - Configuring data path blocks (ADD / SUB)...
- → see section **FSM**

- Presentation of the data flow graph, scheduling and optimization
- ASAP, ALAP, Resource Constraints and Timing Constraints
 - Pipelining
- Register Transfer Sequence → Derive data path and FSM



- Neuromorphic hardware for the Human Brain Project
 - Brain simulation
 - Technical applications, e.g. robotics
 - Challenges:
 - Simulation of a **large number** of neurons and synapses in **biological real time**
- Development of a many-core computer with > 4 million ARM processors (SpiNNaker 2)
 - Architecture Development → University of Manchester
 - Chip Design → TU Dresden




Source: Human Brain Project

23.10.2019


© Sebastian Höppner 2015



Human Brain Project





<http://bluebrain.epfl.ch>






SpiNNaker 1 Chip

Folie Nr. 146


- Calculation of dynamics of neurons and synapses
- Often used: e^x
- Number format: 32-bit, s16.15 fixed-point
- Processor Core (ARM Cortex M4)
 - So far **exp()** realized in software (≈ 30 clocks)
 - → hardware accelerator for **exp ()**,
 - Connection as AHB slave to processor



- Dividing the argument of the function
- $e^x = e^{(xint + xfrac + xlsb)}$
- Look-up tables for **integer part (int)** and **fractional part (frac)**
- 4th degree polynomial approximation for **LSBs**
- Accuracy <1 LSB for 32-bit, s16.15 fixed-point number format




- Pipeline with 4 stages
- FIFO at output (32 values)
- Implementation in 28nm CMOS
- >500MHz clock frequency possible



Measure	exp accelerator	software exp
Throughput @ 500MHz	250Mexp/s	5.3Mexp/s
Time per exp, pipelined	2clks/exp	95clks/exp
Latency	6clks/exp	95clks/exp
Energy per exp (nominal)	0.44nJ/exp	25nJ/exp
Energy per exp (0.7V/154MHz)	0.21nJ/exp	12nJ/exp
Total area	10800 μm^2	-


J. Partzsch et al., "A fixed point exponential function accelerator for a neuromorphic many-core system," 2017 IEEE International Symposium on Circuits and Systems (ISCAS), Baltimore, MD, 2017, pp. 1-4.
 doi: 10.1109/ISCAS.2017.8050528





- Test chip: Santos
- 28nm SLP CMOS, 18mm²
- Component test chip for Neuromorphic Supercomputer
- 4 processing elements, memory interface, fast serial I/Os

Modul Neuromorphic VLSI-Systems

Neuromorphe Systeme



Analoger CMOS-Schaltungsentwurf



- Grundlagen zu neuronalen Netzen und ihrer technischen Realisierung
- Integrierte analoge Schaltungen: Entwurf, Simulation, Verifikation
- Praktischer Schaltungsentwurf und Layout mit Cadence



Human Brain Project