



Circuit and System Design




FAKULTÄT ELEKTROTECHNIK
UND INFORMATIONSTECHNIK


- Dr.-Ing. Sebastian Höppner
- Room TOE216
- sebastian.hoeppner@tu-dresden.de
- <https://tu-dresden.de/ing/elektrotechnik/iee/hpsn>
- Lecture slides webpage:
 - <https://tu-dresden.de/ing/elektrotechnik/iee/hpsn/studium/materialien>



- Design of integrated circuits („Chips“) as a core component of modern electronic products.
- Implementation of complex circuits on a chip makes it possible to have:
 - High Functionality
 - High Integration Density
 - Low Power Consumption
 - High Reliability
- The downsizing of fabrication technologies (Miniaturisation) enables the integration of more complex systems.
- Challenge in design and verification.





- „**Tomahawk2**“ Software-Defined-Radio Baseband Processor
 - chip area of 36 mm² in 65nm CMOS Technology
 - 465 Pads
 - 10,2 million Gates
 - 750kByte SRAM
- 20 processor cores
- Adaptive and Dynamic Power Management
- 17 Clock Generators
- Network-on-Chip with serial on-chip links with data rate up to 72Gbit/s
- DDR2 memory interface
- FPGA Interface with 10Gbit/s









- Design Flow of Digital Integrated Circuits
- Hardware Implementation of Algorithms
- Verilog Hardware Description Language
- Circuit Simulation and Verification
- Digital Circuits in CMOS Technology

Abstraction




„don't care“




- Hardware implementation of own choice algorithm
- Reference Implementation in Software
 - Architecture Development (Scheduling, Datapath, Flow Control)
 - Circuit implementation using datapath building blocks
 - Verification via circuit simulation
 - Circuit Synthesis and Place&Route
- Written document([Details in Exercise!](#))
- Electronic submission (.pdf)
- Submission :
 - Exam registration in the semester for the submission to take place!
 - **Deadline until 15.09. (SS) resp. 15.03. (WS)**

- This course will:
 - present digital flow for digital integrated circuits
 - present methods of Hardware implementation for algorithms
 - give basics and concepts of Verilog HDL
 - present verification strategies
 - help you deeply understand the basics of implementing digital circuits in CMOS technology
 - give practical experience for implementing a digital circuit
 - give motivation for self-study


- **VLSI Processor Design**
 - RTL design of a processor
 - Simulation and Verification
 - Top-Down Design RTL2GDS Flow (Synthesis, Timing Analysis, Place&Route, Power Analysis, Sign-off Analysis)
 - Project: Implementation of a processor
- **VHDL-Design (Information Technology Seminar)**
 - Introduction to Design, Modelling, Verification using VHDL
 - Presentation of tasks and solutions from current research work of the chair
 - Presentations of participants to their projects
- **Neuromorphic VLSI-Systems**
 - Design methods for analog integrated CMOS circuits and their dimensions
 - Neuromorphic VLSI-Systems und their neurobiologic basics, applications for example, in Brain-Machine-Interfaces
 - Project for creating and analysing analog and neuromorphic CMOS circuits with Cadence DF2 Design Tool



```
library IEEE;
use IEEE.std_logic_1164.all;
entity easypuhd1 is
    port(
        DOOR: in STD_LOGIC;
        SBELT: in STD_LOGIC;
        BUZZER: out STD_LOGIC
    );
end easypuhd1;
architecture easypuhd1_arch of easypuhd1 is
begin
    BUZZER <- IGNITION and ((not DOOR) or (not SBELT));
end easypuhd1_arch;
```




Application Specific Integrated Circuits (ASICs)



Quelle: Tobias G. Noll, Thorsten von Sydow, Bernd Neumann, Jochen Schleifer, Thomas Coenen, and Gotz Kappen "Reconfigurable Components for Application-Specific Processor Architecture" in Dynamically Reconfigurable Systems, Springer, 2010

Example on System-on-Chip: TI OMAP5430



Quelle: anandtech.com


- **Full-Custom Design**

- Manually drawing circuit diagram (schematic) and layout
- **Advantages:**
 - Detailed optimizations are possible
- **Disadvantages:**
 - Low productivity
- Applications:
 - Analog and Mixed-Signal circuits
 - Basic elements of digital circuits (standard cells, I/O cells, memory)
 - Specially optimized digital circuits (e.g., High-speed, Ultra-Low-Power)

- **Semi-Custom Design**

- Manually writing a Hardware Description Language (HDL)
- (Partially-) automated generation of design data (netlist, layout)
- **Advantages:**
 - Very high productivity
- **Disadvantages:**
 - Limited optimization of circuit properties
- Applications:
 - Complex digital circuits
 - Systems-on-Chip

Example: Design Style (System-on-Chip Blizzard)




- 28nm SoC Blizzard
- Developed by TUD-HPSN in CoolPower project (with EMIP)

Market

- Requirements (Specification)
- Customer
- Chip price
- Development time (Time-to-Market)

Additional Value

- New functionality (e.g new wireless standard)
- Better functionality (e.g longer battery life)
- Smaller form factor (housing size)
- Reduced number of chips in the system
- Reliability




Costs



- Development (Design, Implementation, Verification)
- IP Purchase
- Production (Masks, Wafer production, Packaging)
- Testing the produced chips

- Architecture decision
- Technology decision
- Package
- Design methodology

Design Process of Integrated Digital Circuits



- Design of circuit models based on system specification and described as Register-Transfer-Level (RTL)
- Use of Hardware Description Language (HDL) such as Verilog, VHDL
- Synthesizable description
- Check of RTL Coding Guidelines




```


module fsm (
    module decoder (
        module adder_reg (clk_i, a_i, b_i, c_o);
            input clk_i;
            input [7:0] a_i, b_i;
            output [8:0] c_o;
            reg [8:0] c_r;
            always @(posedge clk_i) begin
                c_r<=a_i+b_i;
            end
            assign c_o=c_r;
        endmodule
    );

```

- Testbench: Simulation environment for a system module
- Input signals generator
- Response checker for output signals according to specification
- Optional: Comparing with a reference model is possible
- Testbench usually implemented with HDL as a behavioral description





- Testbench simulation with event-based digital simulator
 - Tools, i.a.
 - Cadence NCSIM
 - Mentor Questa



- Representing a synthesizable RTL description into a gate netlist based on standard cell libraries
- Library File (.lib) includes information about functionality, timing, power
- Specification of constraints, e.g. clock frequency, input and output delay
- Tools, i.a.
 - Synopsys DesignCompiler
 - Cadence RTLCompiler


```
always @ (posedge clk)
begin
  data0 <= data_in;
end
always @ (posedge clk)
begin
  data_out <= data0;
end
```

RTL Synthesis




Verilog RTL


Equivalent gate netlist




- Automated placement and wiring of standard cells
- Synthesis of Clock Trees
- Extraction of parasitic layout elements



Circuit block





Standard cells




Chip

- Timing constraints check




- Annotation of delay times to the gate netlist
- Individual delay and constraint checks (Setup, Hold) for every gate
- Time consuming






- 
- A circuit module can be represented differently:
 - Behavioral Model
 - Behavioral model for digital simulator
 - „Executable System Specification“
 - RTL
 - Synthesized RTL description
 - Gate Netlist
 - Gate netlist as a result of synthesis/P&R
 - Transistor-Netlist (schematic netlist)
 - Netlist on Transistor level
 - Transistor-Netlist (extracted netlist)
 - Netlist with Transistors and parasitic layout elements
 - Layout
 - Physical representation of the circuit geometries to be fabricated


- Hierarchical structure of complex systems




Example: Multiprocessor System „Tommy“

- Example: All Digital Phase Locked Loop (ADPLL) Clock Generator





- Design of sub-modules based on system specification
- Assembly of the modules to an overall system
- Advantages ☺
 - Structured approach for smaller building blocks in small design teams
 - Suitable for sub-blocks which need higher design effort (e.g. analog, mixed-signal)
 - Little additional modeling effort
 - Does not require complete specification to start designing
- Disadvantages ☹
 - Possibly. Costly re-design cycles are necessary
 - Implementation work in the team requires very precise specification
 - Only sequential design processes are possible



- System design based on system specification
- Modeling of modules and sub-modules
- Implementation of modules and sub-modules
- Advantages ☺
 - Structured approach for complex systems in large design teams
 - Parallel design work is possible
 - RTL Implementation
 - Synthesis
 - Place&Route
 - Verification
 - Fast availability of a simulated overall system (virtual prototype) for
 - performance estimates
 - Application design (PCB, Firmware)
- Disadvantages ☹
 - Detailed specification needed to start designing
 - Modeling effort for modules and sub-modules


- Simulation of system components is possible on different abstraction levels (Views)
- Fundamentals of the Top-Down design
- Example: Implementation of an ADPLL clock generator:

behavioral

RTL


gate

transistor




- Mixed-Level Representations in different design phases

System Design



RTL Verification




behavioral


RTL

gate



transistor



Oscillator Verification




Post-Layout Simulation



- Design structure

RTL

Gate Netlist



Place&Route Netlist