

Lecture SCT2 - Process Integration

4. Web-based virtual Lecture: May 06 2021 Prof. Dr. Johann W. Bartha

Inst. f. Halbleiter und Mikrosystemtechnik
Technische Universität Dresden

Summer Semester 2021

Start lecture here




"SCT_SS21_04.1" 14:20

This document including the contained video streams is only available to students of the lecture „Semiconductor Technology 2“ at TU-Dresden.

It must not be copied and published outside of TUD!

It is intended for
TUD internal use only!

Generic simulation of a MOS FET process flow



Control Panel

Aluminum

Copper

Run Auto

Next Step

Click on a machine to see details

Finished Wafers

Ready Wafers

Clean Oxidation Photo Resist Pattern Etch Ion Implantation

Photo Resist Strip Chemical Vapor Deposition Physical Vapor Deposition Barrier / Copper Seed Chemical Mechanical Planarization Copper Electroplate

Wafer Ready for Processing

Semiconductor devices are manufactured using a precise, but repetitive process. The process begins with a thin slice of silicon, called a wafer. Many devices are constructed on each wafer, and are later separated and packaged. These processes take place in a highly-filtered cleanroom.

www.thundershare.net


Wafer Side View Wafer Top View

Needham

Copyright 2000, e-try.com

<http://www.e-try.com/>

DRAM
 Polycide
 RIE



	Clean	Oxidation	Photo Resist	Pattern	Etch	Ion Implantation	
Raw Wafers	Click on a machine to see details						Finished Wafers
	Photo Resist Strip	Chemical Vapor Deposition	Physical Vapor Deposition	Barrier / Copper Seed	Chemical Mechanical Planarization	Copper Electroplate	

Control Panel

Aluminum
 Copper


Run Auto

Next Step


Wafer Ready for Processing

Semiconductor devices are manufactured using a precise, but repetitive process. The process begins with a thin slice of silicon, called a wafer. Many devices are constructed on each wafer, and are later separated and packaged. These processes take place in a highly-filtered cleanroom.

www.thundershare.net




Wafer Side View



Wafer Top View

Needham

Copyright 2000, e-try.com



<http://www.e-try.com/>

P R O D U C T I O N

**FrontEnd Process Depts.
Technology & Production**

- ⊙ Furnace / RTP
- ⊙ WET-Processing
- ⊙ Lithography
- ⊙ Etch
- ⊙ CMP
- ⊙ Ion-Implantation
- ⊙ PVD / Sputter
- ⊙ CVD
- ⊙ Metrology
- ⊙ Wafer Test

**BackEnd Process Depts.
Technology & Production**

- ⊙ Assembly
- ⊙ Final Test
- ⊙ Burn-In
- ⊙ BE-Technology
- ⊙ ...

**Support
Departments**

- ⊙ IT / C I M
- ⊙ Transport System
- ⊙ Production Control
- ⊙ Production Coordination
- ⊙ Facilities
- ⊙ HR Human Resources
- ⊙ ...

**Process
Technology & Integration**


- ⊙ Process Integration Logic
- ⊙ Process Integration Memory
- ⊙ Product Engineering
- ⊙ Defect Density Engineering
- ⊙ Electrical Para. Engineering
- ⊙ Yield Enhancement Eng.
- ⊙ Physical Failure Analysis
- ⊙ ...

**Now focus on Sub-Organization
of a single
FrontEnd Production Department!**



Illustration of Production Complexity


Example: Pilot-Line featuring all necessary tools and processes for a product turnaround!



0. Introduction/Lab organization/DMA/SCT1/Motivation
1. Process integration
 1. MOS Structure, MOS Capacitor
 2. Structure of a MOSFET
 3. I/V behaviour
2. Circuits in Metal-Gate FET Technology
 1. Process sequence of N-MOSFET in Metal Gate
 2. From inverter to memory cell
 3. SRAM in NMOS Metal Gate
 4. The threshold voltage of the MOSFET
 1. Parasitic FET
 2. Enhancement/Depletion Transistor
 3. N-MOS Logic by E/D Transistors
 4. Process sequence of the N-MOS E/D Process
3. Self aligned Process
 1. Metal Gate -> Si Gate
 2. Channel-Stop & LOCOS Technology
 1. Example: Process flow of E/D SiGate LOCOS Inverter
 2. LOCOS Variation
 3. Shallow Trench Isolation
 3. Lightly doped drain
 4. SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
4. Transition to CMOS Technology
 1. MOS Transistor Types
 2. CMOS Inverter
 1. Consideration NMOS E/D Inverter
 2. Comparison CMOS Inverter
 3. CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
 1. Scaling
 1. Challenges
 2. Material Equivalent Scaling
 3. Further Concepts


0. Introduction/Lab organization/DMA/SCT1/Motivation
1. Process integration
 1. MOS Structure, MOS Capacitor
 2. Structure of a MOSFET
 3. I/V behaviour
2. Circuits in Metal-Gate FET Technology
 1. Process sequence of N-MOSFET in Metal Gate
 2. From inverter to memory cell
 3. SRAM in NMOS Metal Gate
 4. The threshold voltage of the MOSFET
 1. Parasitic FET
 2. Enhancement/Depletion Transistor
 3. N-MOS Logic by E/D Transistors
 4. Process sequence of the N-MOS E/D Process
3. Self aligned Process
 1. Metal Gate -> Si Gate
 2. Channel-Stop & LOCOS Technology
 1. Example: Process flow of E/D SiGate LOCOS Inverter
 2. LOCOS Variation
 3. Shallow Trench Isolation
 3. Lightly doped drain
 4. SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
4. Transition to CMOS Technology
 1. MOS Transistor Types
 2. CMOS Inverter
 1. Consideration NMOS E/D Inverter
 2. Comparison CMOS Inverter
 3. CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
 1. Scaling
 1. Challenges
 2. Material Equivalent Scaling
 3. Further Concepts

Continue




"SCT_SS20_04.2" 52:50

1.1 MOS Structure - MOS Capacitor



1.1 MOS Structure - MOS Capacitor



Continue 

"SCT_SS20_04.3" 29:09



Process Integration means:
Compilation of process steps to generate a Chip

Process Integration means:
Compilation of process steps to generate a Chip

and is related to:

- Electrical performance
- Dimensions
- Materials
- Design

Process Integration means:
Compilation of process steps to generate a Chip

and is related to:


- Electrical performance
- Dimensions
- Materials
- Design

Example: Capacitor

Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor




Si Substrat

Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor




Resist Apply

Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor




Expose

Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor




Develop

Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor



Oxide Etch


Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor

Oxide Etch


Oxide Etch



Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor




Resist Strip

Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor




Diffusion or Implant

Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor




Dry Oxidation

Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor




Litho and Etch Oxide

Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor




Sputter Deposition

Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor




Litho and Etch Metal

Process Integration means:
Compilation of process steps to generate a Chip

and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor




Oxide Etch

Process Integration means:
Compilation of process steps to generate a Chip


and is related to: Electrical performance
Dimensions
Materials
Design

Example: Capacitor




Litho and Etch Metal


Question: If the substrate is grounded, is there a certain polarity required?



Question: If the substrate is grounded, is there a certain polarity required?




Question: If the substrate is grounded, is there a certain polarity required?




If the p+ terminal is connected to + we have a short to ground through the p+/n substrate diode

Question: If the substrate is grounded, is there a certain polarity required?



The substrate contact has to be minus otherwise the p⁺/n junction is in forward direction!


If the p⁺ terminal is connected to + we have a short to ground through the p⁺/n substrate diode



Impact of material and layout:

Typical DRAM capacitor $C = 30 \text{ fF}$

$$C = Q/U; C = \epsilon_0 \epsilon_r A/d; \epsilon_0 = 8.85 \cdot 10^{-12} \text{ F/m}$$
$$\epsilon_r(\text{SiO}_2) = 3.9$$



Impact of material and layout:

Typical DRAM capacitor $C = 30 \text{ fF}$


$$C = Q/U; C = \epsilon_0 \epsilon_r A/d; \epsilon_0 = 8.85 \cdot 10^{-12} \text{ F/m}$$

$$\epsilon_r(\text{SiO}_2) = 3.9$$

charges at $U = 2.5 \text{ V}$:
($e = 1.6 \cdot 10^{-19} \text{ C}$)

$$Q = C \cdot U = 30 \cdot 10^{-15} \text{ F} \cdot 2.5 \text{ V} = 75 \cdot 10^{-15} \text{ As}$$

or 469000 Electrons (⚡ Noise)



Impact of material and layout:


Typical DRAM capacitor $C = 30 \text{ fF}$

$$C = Q/U; C = \epsilon_0 \epsilon_r A/d; \epsilon_0 = 8.85 \cdot 10^{-12} \text{ F/m}$$

$$\epsilon_r(\text{SiO}_2) = 3.9$$

charges at $U = 2.5 \text{ V}$: $Q = C \cdot U = 30 \cdot 10^{-15} \text{ F} \cdot 2.5 \text{ V} = 75 \cdot 10^{-15} \text{ As}$
 ($e = 1.6 \cdot 10^{-19} \text{ C}$) or 469000 Electrons (↳ Noise)

Can this be realized with a cell size of $1 \mu\text{m}^2$?



Impact of material and layout:

Typical DRAM capacitor $C = 30 \text{ fF}$


$$C = Q/U; C = \epsilon_0 \epsilon_r A/d; \epsilon_0 = 8.85 \cdot 10^{-12} \text{ F/m}$$

$$\epsilon_r(\text{SiO}_2) = 3.9$$

charges at $U = 2.5 \text{ V}$: $Q = C \cdot U = 30 \cdot 10^{-15} \text{ F} \cdot 2.5 \text{ V} = 75 \cdot 10^{-15} \text{ As}$
 ($e = 1.6 \cdot 10^{-19} \text{ C}$) or 469000 Electrons (⚡ Noise)

Can this be realized with a cell size of $1 \mu\text{m}^2$?

Required oxide thickness: $d = \epsilon_0 \epsilon_r A/C = 1.1 \text{ nm}$



Impact of material and layout:

Typical DRAM capacitor $C = 30 \text{ fF}$

$$C = Q/U; C = \epsilon_0 \epsilon_r A/d; \epsilon_0 = 8.85 \cdot 10^{-12} \text{ F/m}$$

$$\epsilon_r(\text{SiO}_2) = 3.9$$

charges at $U = 2.5 \text{ V}$: $Q = C \cdot U = 30 \cdot 10^{-15} \text{ F} \cdot 2.5 \text{ V} = 75 \cdot 10^{-15} \text{ As}$
 $(e = 1.6 \cdot 10^{-19} \text{ C})$ or 469000 Electrons (⚡ Noise)

Can this be realized with a cell size of $1 \mu\text{m}^2$?

Required oxide thickness: $d = \epsilon_0 \epsilon_r A/C = 1.1 \text{ nm}$

(Break Down Voltage of SiO_2 is 7 MV/cm , Further problem - tunnel current!)


$U/d = 2.5 \text{ V}/1.1 \text{ nm} = 22 \text{ MV/cm} !!$ Therefore minimum oxide thickness $d = 3.3 \text{ nm}$

This requires $A = 3 \mu\text{m}^2$ or a different dielectric material (for example high k!)

$$C = \epsilon_0 \epsilon_r \frac{A}{t}$$

Equivalent Oxide Thickness

$$EOT = t_{highK} \frac{\epsilon_r(SiO_2)}{\epsilon_r(HighK)}$$



Equivalent oxide thickness

From Wikipedia, the free encyclopedia

An **Equivalent oxide thickness** is a distance, usually given in [nanometers](#) (nm), which indicates how thick a [silicon oxide](#) film would need to be to produce the same effect as the [high-κ](#) material being used.

The term is often used when describing [field effect transistors](#) which rely on an electrically insulating pad of material between a [gate](#) and a [doped semiconducting](#) region. Device performance has typically been improved by reducing the thickness of a silicon oxide insulating pad. As the thickness approached 5–10 nm, leakage became a problem and alternate materials were necessary to increase the thickness while retaining the switching speed. Materials having larger dielectric constants enable thicker films to be used for this purpose while retaining fast reaction of the transistor. For example, a high-κ material with [dielectric constant](#) of 39 (compared to 3.9 for silicon oxide) can be made ten times thicker than silicon oxide which helps to reduce the leakage of electrons across the dielectric pad, while achieving the same [capacitance](#). Commonly used high-κ gate dielectrics include [hafnium oxide](#) and more recently [aluminum oxide](#) for [gate-all-around devices](#).

$$\text{EOT} = t_{\text{high-}\kappa} \left(\frac{k_{\text{SiO}_2}}{k_{\text{high-}\kappa}} \right)$$

The EOT definition is useful to quickly compare different [dielectric](#) materials to the industry standard silicon oxide dielectric, as:

$$\epsilon_0 \epsilon_{\text{SiO}_2} \frac{A}{\text{EOT}} = \epsilon_0 \epsilon_{\text{high-}\kappa} \frac{A}{t_{\text{high-}\kappa}} = C$$

Equivalent oxide thickness

From Wikipedia, the free encyclopedia

An **Equivalent oxide thickness** is a distance, usually given in [nanometers](#) (nm), which indicates how thick a [silicon oxide](#) film would need to be to produce the same effect as the [high-κ](#) material being used.

The term is often used when describing [field effect transistors](#) which rely on an electrically insulating pad of material between a [gate](#) and a [doped semiconducting](#) region. Device performance has typically been improved by reducing the thickness of a silicon oxide insulating pad. As the thickness approached 5–10 nm, leakage became a problem and alternate materials were necessary to increase the thickness while retaining the switching speed. Materials having larger dielectric constants enable thicker films to be used for this purpose while retaining fast reaction of the transistor. For example, a high-κ material with [dielectric constant](#) of 39 (compared to 3.9 for silicon oxide) can be made ten times thicker than silicon oxide which helps to reduce the leakage of electrons across the dielectric pad, while achieving the same [capacitance](#). Commonly used high-κ gate dielectrics include [hafnium oxide](#) and more recently [aluminum oxide](#) for [gate-all-around devices](#).

$$\text{EOT} = t_{\text{high-}\kappa} \left(\frac{k_{\text{SiO}_2}}{k_{\text{high-}\kappa}} \right)$$

The EOT definition is useful to quickly compare different [dielectric](#) materials to the industry standard silicon oxide dielectric, as:


$$\epsilon_0 \epsilon_{\text{SiO}_2} \frac{A}{\text{EOT}} = \epsilon_0 \epsilon_{\text{high-}\kappa} \frac{A}{t_{\text{high-}\kappa}} = C$$

Continue 


"SCT_SS20_04.4" 02:02




1.2 Transition to the MOSFET




MOS capacitor
CV behavior
 -Accumulation
 -Depletion
 -Inversion



1.2 Transition to the MOSFET



MOS capacitor
 CV behavior
 -Accumulation
 -Depletion
 -Inversion





»Wissen schafft Brücken.«