

Lecture SCT2 - Process Integration

5. Web-based virtual Lecture: May 13 2021
Prof. Dr. Johann W. Bartha

Inst. f. Halbleiter und Mikrosystemtechnik
Technische Universität Dresden

Summer Semester 2021

Start lecture here



"SCT_SS21_05.1" 14:59

This document including the contained video streams is only available to students of the lecture „Semiconductor Technology 2“ at TU-Dresden.


It must not be copied and published outside of TUD!

It is intended for
TUD internal use only!

Review:

- SC-Basics
- DRAM Device
- POLYCIDE
- RIE
- MOS Capacitor
- Feld/Gate Oxide
- EOT

Today: MOS-CV +

- 
0. Introduction/Lab organization/DMA/SCT1/Motivation
 1. Process integration
 - 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behaviour
 2. Circuits in Metal-Gate FET Technology
 - 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transistors
 - 4.Process sequence of the N-MOS E/D Process
 3. Self aligned Process
 - 1.Metal Gate → Si Gate
 - 2.Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
 4. Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
 5. Further Considerations
 - 1.Scaling
 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts

SC-
Basics

Review:

- SC-Basics
- DRAM Device
- POLYCIDE
- RIE
- MOS Capacitor
- Feld/Gate Oxide
- EOT

Today: MOS-CV +


Continue



"SCT_SS20_05.2" 45:38

SC-
Basics

0. Introduction/Lab organization/DMA/SCT1/Motivation
1. Process integration
 - 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behaviour
2. Circuits in Metal-Gate FET Technology
 - 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transistors
 - 4.Process sequence of the N-MOS E/D Process
3. Self aligned Process
 - 1.Metal Gate → Si Gate
 - 2.Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
- 4.Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
 - 1.Scaling
 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts






i	$n_i : P_i = \text{Const}$
	$= 1$
n_i	$1000 \cdot 10^{-3} = 1$
gate	$P_i 10^{-3} \cdot 1000 = 1 \text{ (A)}$
\ominus	$10^4 - 10^4 = 1 \text{ (P)}$
\oplus	$0.1 \cdot 10 = 1 \text{ (P)}$
$\oplus\ominus$	$1 \cdot 1 = 1 \text{ (i)}$
\oplus	$10 \cdot 0.1 = 1 \text{ (n)}$
	inversion
$\ominus\oplus$	$1000 \cdot 10^{-4} = 1 \text{ (n)}$
	strong inversion

Flatband

A Acceptor ion \rightarrow neg.
e Electron \rightarrow neg.

D Donor ion \rightarrow pos.
+ Hole \rightarrow pos.








Accumulation


A Acceptor ion \rightarrow neg.
 e Electron \rightarrow neg.

D Donor ion \rightarrow pos.
 + Hole \rightarrow pos.











Depletion




A Acceptor ion \rightarrow neg.
 e Electron \rightarrow neg.

D Donor ion? \rightarrow pos.
 $+$ Hole \rightarrow pos.




Inversion




A Acceptor ion \rightarrow neg.
 e Electron \rightarrow neg.

D Donor ion \rightarrow pos.
 + Hole \rightarrow pos.





Depletion





A Acceptor ion \rightarrow neg.
 e Electron \rightarrow neg.

D Donor ion? \rightarrow pos.
 + Hole \rightarrow pos.











Relation between Position of E_F and majority carrier concentration




Capacitance



$$C = \frac{Q}{U}$$

Differential Capacitance




$$U = U_0 + \Delta U(\omega)$$

$$Q = Q_0 + \Delta Q \leftarrow \int_0^{\infty} I(t) dt$$

$$C_{\text{diff}} = \frac{\Delta Q}{\Delta U}$$

MOS Capacitance = f(V_G)



Terms:


- accumulation
- depletion
- inversion


Dependency on:

- oxide thickness
- doping level

Please pay attention to the pdf **MOScapAnim** in OPAL







»Wissen schafft Brücken.«