

The hyperlinks to the video streams in this virtual lecture are marked by the <u>Video Campus Sachsen Logo</u>. To watch them you <u>need to be logged</u> on at the host: <u>VCS</u>. Please click on: <u>https://videocampus.sachsen.de/login</u> <u>select TU-Dresden</u> in the selection mask and than logon with the same ID and password as you use for OPAL or ZIH. Stay logged on as long as you work with the lecture slides.

Lecture SCT2 - Process Integration

7. Web-based virtual Lecture: June 03 2021 Prof. Dr. Johann W. Bartha

Inst. f. Halbleiter und Mikrosystemtechnik Technische Universität Dresden

Summer Semester 2021

Start lecture here



"SCT_SS21_07.1" 08:31



This document including the contained video streams is only available to students of the lecture "Semiconductor Technology 2" at TU-Dresden. It must not be copied and published outside of TUD! It is intended for TUD internal use only!



Review:

- SC Basics
- MOS Capacitor
- MOS-Cap-CV
- MOS-FET

Characteristics Transfer curve Triode behavior Saturation behvr

Today: Al-Gate FET +Inverter

SC-0. Introduction/Lab organization/DMA/SCT1/Motivation 1. Process integration Basics 1.MOS Structure, MOS Capacitor 2.Structure of a MOSFET 3.I/V behaviour 2. Circuits in Metal-Gate FET Technology 1. Process sequence of N-MOSFET in Metal Gate 2.From inverter to memory cell 3.SRAM in NMOS Metal Gate 4. The threshold voltage of the MOSFET **1.Parasitic FET** 2.Enhancement/Depletion Transistor 3.N-MOS Logic by E/D Transitors 4. Process sequence of the N-MOS E/D Process 3. Self aligned Process 1 Metal Gate -> Si Gate 2. Channel-Stop & LOCOS Technology 1.Example: Process flow of E/D SiGate LOCOS Inverter 21.0COS Variation 3. Shallow Trench Isolation 3. Lightly doped drain 4.SALICIDE 5. Self Aligned Contacts (SAC) 6. Resist trimming 4. Transition to CMOS Technology **1.MOS** Transistor Types 2.CMOS Inverter 1. Consideration NMOS E/D Inverter 2. Comparison CMOS Inverter 3.CMOS Process flow (Example CMOS 180 nm process) 5. Further Considerations 1.Scaling 1. Challenges 2. Material Equivalent Scaling 3. Further Concepts

http://www.computerhistory.org/siliconengine/timeline/



Review:

- SC Basics
- MOS Capacitor
- MOS-Cap-CV
- MOS-FET

Characteristics Transfer curve Triode behavior Saturation behvr

Today: Al-Gate FET +Inverter



SC-0. Introduction/Lab organization/DMA/SCT1/Motivation 1. Process integration Basics 1.MOS Structure, MOS Capacitor 2.Structure of a MOSFET 3.I/V behaviour 2. Circuits in Metal-Gate FET Technology 1. Process sequence of N-MOSFET in Metal Gate 2.From inverter to memory cell 3.SRAM in NMOS Metal Gate 4. The threshold voltage of the MOSFET **1.Parasitic FET** 2.Enhancement/Depletion Transistor 3.N-MOS Logic by E/D Transitors 4. Process sequence of the N-MOS E/D Process 3. Self aligned Process 1 Metal Gate -> Si Gate 2. Channel-Stop & LOCOS Technology 1.Example: Process flow of E/D SiGate LOCOS Inverter 21.0COS Variation 3. Shallow Trench Isolation 3. Lightly doped drain 4.SALICIDE 5. Self Aligned Contacts (SAC) 6. Resist trimming 4. Transition to CMOS Technology **1.MOS** Transistor Types 2.CMOS Inverter 1. Consideration NMOS E/D Inverter 2. Comparison CMOS Inverter 3.CMOS Process flow (Example CMOS 180 nm process) 5. Further Considerations 1.Scaling 1. Challenges 2. Material Equivalent Scaling 3. Further Concepts

Page: 4 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!

http://www.computerhistory.org/siliconengine/timeline/



Transistor Behavior



The MOS FET

Terms:

- accumulation
- depletion
- inversion
- threshold voltage
- pinch off
- saturation current
- triode mode



Sima Dimitrijev, Understanding Semiconductor Devices, Oxford University Press 2000

Please try the file FETsim.pdf in the OPAL folder!



Transistor Behavior



The MOS FET

Terms:

- accumulation
- depletion
- inversion
- threshold voltage
- pinch off
- saturation current
- triode mode



Sima Dimitrijev, Understanding Semiconductor Devices, Oxford University Press 2000



Transistor Behavior



The MOS FET

Terms:

- accumulation
- depletion
- inversion
- threshold voltage
- pinch off
- saturation current
- triode mode



Sima Dimitrijev, Understanding Semiconductor Devices, Oxford University Press 2000

Please try the file FETsim.pdf in the OPAL folder!



Drain Current vs. Drain Voltage



 $I_{D} = (\mu \varepsilon_{0} \varepsilon_{r} / d_{ox}) \cdot (W/L) \cdot ((V_{G} - V_{T}) \cdot V_{D} - 1/2 \cdot V_{D}^{2})$ $V_{T} \sim d_{ox} \cdot N_{A}$

Size Effects:



Controlled by: Design Process Material



Drain Current vs. Drain Voltage



 $I_{D} = (\mu \varepsilon_{0} \varepsilon_{r} / d_{ox}) \cdot (W/L) \cdot ((V_{G} - V_{T}) \cdot V_{D} - 1/2 \cdot V_{D}^{2})$ $V_{T} \sim d_{ox} \cdot N_{A}$



Page: 9 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!

Size Effects:



Controlled by: Design Process Material



Drain Current vs. Drain Voltage



 $I_{D} = (\mu \varepsilon_{0} \varepsilon_{r} / d_{ox}) \cdot (W/L) \cdot ((V_{G} - V_{T}) \cdot V_{D} - 1/2 \cdot V_{D}^{2})$ $V_{T} \sim d_{ox} \cdot N_{A}$



Page: 10 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!

Size Effects:



Controlled by: Design Process Material

Foundation for shrinking!



Transfer curve $I_D = f(V_G)$





Inversion channel length:



Page: 12 LO7 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



$$I_{\substack{D\\\text{sat}}} = \frac{\mu \epsilon_0 \epsilon_r}{2d_{ox}} \frac{W}{L} (V_G - V_T)^2$$

Long Channel vs. Short Channel





Transfer-Curve : $I_D = f(V_G)$

No current below $V_G = V_T$?

 (\mathbf{r})

















Transfer-Curve : $I_D = f(V_G)$

No current below $V_G = V_T$?

 (\mathbf{r})





Transfer-Curve : $I_D = f(V_G)$

No current below $V_G = V_T$? It becomes visible in a log-plot!





Transfer-Curve : $I_D = f(V_G)$



Transfer-Curve : $I_D = f(V_G)$





Given as change in V_G to change I_D by one order of magnitude (1 decade). The ideal (smallest) value (at room temperature) is: 60 mV/decade. For technology reasons, this value is higher!



90

Subthreshold slope given in mV/decade





The smaller this value - respectively the steeper the graph in the subthreshold range, the better is the turn off behavior of the transistor or the larger is the I_{on}/I_{off} ratio.



Lowering V_T causes implicitly a lowering of I_{on}/I_{off} !

Page: 23 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



The smaller this value - respectively the steeper the graph in the subthreshold range, the better is the turn off behavior of the transistor or the larger is the I_{on}/I_{off} ratio.



Page: 24 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



2. Circuits in Aluminum-Gate FET

Page: 25 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



Process Sequence for a N-MOS FET in Metal (Aluminum) Gate Technology



Process Sequence for a N-MOS FET in Metal (Aluminum) Gate Technology



Oxidation

Page: 27 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



Process Sequence for a N-MOS FET in Metal (Aluminum) Gate Technology



Oxidation



S/D Mask Ox Etch S/D Diffusion

Page: 28 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



Process Sequence for a N-MOS FET in Metal (Aluminum) Gate Technology



Oxidation



S/D Mask Ox Etch S/D Diffusion



Field-Ox Mask Ox Etch Gate Oxidation

Page: 29 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!

Process Sequence for a N-MOS FET in Metal (Aluminum) Gate Technology



TECHNISCHE

DRESDE

Oxidation



Contact Mask Ox Etch Al Depo



S/D Mask Ox Etch S/D Diffusion



Field-Ox Mask Ox Etch Gate Oxidation



Process Sequence for a N-MOS FET in Metal (Aluminum) Gate Technology





TECHNISCHE

DRESDE

Field-Ox Mask Ox Etch Gate Oxidation

Page: 31 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!

1 Metal Layer

Process Sequence for a N-MOS FET in Metal (Aluminum) Gate Technology



P-si

ECHNISCHE

DRESDE

Process Sequence for a N-MOS FET in Metal (Aluminum) Gate Technology





ECHNISCHE

DRESDE

Gate Oxidation

4 Mask Process 1 Metal Layer

> Continue "SCT SS20 07.04" 50:03





2.2 From an inverter to an SRAM

Page: 34 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



2.2 From an inverter to an SRAM

Blackboard:

Page: 35 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



Blackboard:






Page: 37 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!











The resistor is called "Load Resistor" and limits the current when the transistor is switched on.





The resistor is called "Load Resistor" and limits the current when the transistor is switched on.



However it's much more complicated with respect to space requirements and/or process complexity to create a resistor instead of another Transistor



The resistor is called "Load Resistor" and limits the current when the transistor is switched on.



However it's much more complicated with respect to space requirements and/or process complexity to create a resistor instead of another Transistor



Page: 43 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



V6= V6-V4 DS

The Pinch Off	condition is equivalent to the
situation	$V_{D} = V_{G} - V_{T}$





The Pinch Off condition is equivalent to the situation $V_D = V_G - V_T$

If we shift this curve by V_T to the right, we get $I_{DS} = f(V_{DS})$ for the condition $V_D = V_G$ which is the corresponding curve, when the gate is connected to the operating voltage.





The Pinch Off condition is equivalent to the situation $V_D = V_G - V_T$



If we shift this curve by V_T to the right, we get $I_{DS} = f(V_{DS})$ for the condition $V_D = V_G$ which is the corresponding curve, when the gate is connected to the operating voltage.





The Pinch Off condition is equivalent to the situation $V_D = V_G - V_T$

If we shift this curve by V_T to the right, we get $I_{DS} = f(V_{DS})$ for the condition $V_D = V_G$ which is the corresponding curve, when the gate is connected to the operating voltage.

 $(\mu\epsilon_0\epsilon_r/d_{ox}) \cdot (W/L) ((V_G - V_T) - 1/2 V_D) \cdot V_D$

I_{DS}=

Remember: The current is proportional to W/L!





The Pinch Off condition is equivalent to the situation $V_D = V_G - V_T$

I_{DS}=

 $(\mu\epsilon_0\epsilon_r/d_{ox}) \cdot (W/L) ((V_G - V_T) - 1/2 V_D) \cdot V_D$

 $I_{DS} = f(V_{DS})$ for the condition $V_D = V_G$ which is the corresponding curve, when the gate is connected to the operating voltage.

If we shift this curve by V_T to the right, we get

Remember: The current is proportional to W/L!

To limit the current W/L should be small!





At our Inverter, V_D is kept constant and the "foot-point" of the load transistor V_{out} varies between almost zero and almost V_D .





At our Inverter, V_D is kept constant and the "foot-point" of the load transistor V_{out} varies between almost zero and almost V_D . Therefore the curve for the gated drain





At our Inverter, V_D is kept constant and the "foot-point" of the load transistor V_{out} varies between almost zero and almost V_D . Therefore the curve for the gated drain flips over to the load curve $I_D = f(V_{out})$





To Ve or Vin Ve or Vin Vout At our Inverter, V_D is kept constant and the "foot-point" of the load transistor V_{out} varies between almost zero and almost V_D . Therefore the curve for the gated drain flips over to the load curve $I_D = f(V_{out})$

The $I_D = f(V_{out})$ behavior of the "switching transistor" (lower one) is sketched in red.





At our Inverter, V_D is kept constant and the "foot-point" of the load transistor V_{out} varies between almost zero and almost V_D . Therefore the curve for the gated drain

flips over to the load curve $I_D = f(V_{out})$

The $I_D = f(V_{out})$ behavior of the "switching transistor" (lower one) is sketched in red.

Since V_{out} is not loaded, I_D through the load transistor equals I_D through the switching transistor.





At our Inverter, V_D is kept constant and the "foot-point" of the load transistor V_{out} varies between almost zero and almost V_D . Therefore the curve for the gated drain

flips over to the load curve $I_D = f(V_{out})$

The $I_D = f(V_{out})$ behavior of the "switching transistor" (lower one) is sketched in red.

Since V_{out} is not loaded, I_D through the load transistor equals I_D through the switching transistor.

The transfer curve $V_{out} = f(V_{in})$ has the following properties: \Rightarrow























Two Inverters make a Flip-Flop





Two Inverters make a Flip-Flop

With two stable states like this one:













Using two additional Transistors a SRAM cell is created







Using two additional Transistors a SRAM cell is created





Page: 64 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!







The layout consist of the 4 mask levels. n⁺ diffusion / p substrate







Gate Oxide







Contact open





Metal Lines







Metal Lines







SRAM in metal gate enhancement NMOS





Page: 71 LO7 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



Notice the W/L Ratio of the different Transistors!






Notice the W/L Ratio of the different Transistors! n⁺ Diffusion not only used for Source/Drain but also as conductor line!





Page: 73 L07 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



Notice the W/L Ratio of the different Transistors! n⁺ Diffusion not only used for Source/Drain but also as conductor line!









»Wissen schafft Brücken.«

Page: 75 LO7 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!