

The hyperlinks to the video streams in this virtual lecture are marked by the Video Campus Sachsen Logo. To watch them you need to be logged on at the host: VCS. Please click on: <https://videocampus.sachsen.de/login> select TU-Dresden in the selection mask and than logon with the same ID and password as you use for OPAL or ZIH. Stay logged on as long as you work with the lecture slides.

Lecture SCT2 - Process Integration

8. Web-based virtual Lecture: June 10 2021
Prof. Dr. Johann W. Bartha

Inst. f. Halbleiter und Mikrosystemtechnik
Technische Universität Dresden

Summer Semester 2021

Start lecture here



"SCT_SS21_08.1" 12:31

This document including the contained video streams is only available to students of the lecture „Semiconductor Technology 2“ at TU-Dresden.

It must not be copied and published outside of TUD!

It is intended for
TUD internal use only!

Outline

Review:

- SCT Basics
- MOS Capacitor
- MOS-Cap-CV
- MOS-FET
- Triode- Saturation-
Subthreshold range
- Al-Gate FET
- Inverter to SRAM

Today:
SRAM fabrication + V_T

- SC-Basics
- 0. Introduction/ Lab organization/DMA /SCT1/Motivation
 - 1. Process integration
 - 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behavior
 - 2. Circuits in Metal-Gate FET Technology
 - 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transistors
 - 4.Process sequence of the N-MOS E/D Process
 - 3. Self aligned Process
 - 1.Metal Gate → Si Gate
 - 2. Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 - 5. Self Aligned Contacts (SAC)
 - 6. Resist trimming
 - 4.Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
 - 5. Further Considerations
 - 1.Scaling
 - 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts

Outline

Review:

- SCT Basics
- MOS Capacitor
- MOS-Cap-CV
- MOS-FET
- Triode- Saturation-
Subthreshold range
- Al-Gate FET
- Inverter to SRAM

Today:
SRAM fabrication + V_T

Continue




"SCT_SS20_08.2" 15:35

0. Introduction/ Lab organization/DMA /SCT1/Motivation
1. Process integration
- 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behavior
2. Circuits in Metal-Gate FET Technology
- 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transistors
 - 4.Process sequence of the N-MOS E/D Process
3. Self aligned Process
- 1.Metal Gate → Si Gate
 - 2. Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 - 5. Self Aligned Contacts (SAC)
 - 6. Resist trimming
- 4.Transition to CMOS Technology
- 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
- 1.Scaling
 - 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts


SC-
Basics

Two Inverters make a Flip-Flop




Two Inverters make a Flip-Flop

With two stable states like this one:




Two Inverters make a Flip-Flop

Or this one:




Using two additional Transistors a SRAM cell is created





2.3 SRAM in metal gate enhancement NMOS

The layout consist of the 4 mask levels.




2.3 SRAM in metal gate enhancement NMOS

The layout consists of the 4 mask levels. n^+ diffusion / p substrate




2.3 SRAM in metal gate enhancement NMOS

The layout consists of the 4 mask levels.




Gate Oxide




2.3 SRAM in metal gate enhancement NMOS

The layout consist of the 4 mask levels.





Contact open



2.3 SRAM in metal gate enhancement NMOS

The layout consists of the 4 mask levels.

Metal Lines



 n^+


 Dünnes Gateox

 Kontaktloch


 Alu

2.3 SRAM in metal gate enhancement NMOS



The layout consists of the 4 mask levels.



Metal Lines





SRAM in metal gate enhancement NMOS



SRAM in metal gate enhancement NMOS



Notice the W/L Ratio of the different Transistors!



SRAM in metal gate enhancement NMOS

Notice the W/L Ratio of the different Transistors!



n⁺ Diffusion not only used for Source/Drain but also as conductor line!






SRAM in metal gate enhancement NMOS

Notice the W/L Ratio of the different Transistors!

n⁺ Diffusion not only used for Source/Drain but also as conductor line!







Legend:

- Alu-Leiterzug
- Dünnes Gateoxid
- n⁺-Diffusion
- Kontaktloch


Ausschnitt, dargestellt in 41 c



The process flow




Proßschritt




Die folgenden Querschnitte sind
Schnitte AB durch die Speicherzelle

1. Oxydation




Photoprozeß (Maske 1)
 Source-Drain-Diffusionsmaske





Reinigung
 Source-Drain-Diffusion
 a) Belegung (POCl_3 -Quelle)

b) Eindiffusion und
Reoxidation




Photoprozeß (Maske 2)
 Gate- und Kontaktlochmaske

Reinigung
 Gateoxydation




Stabilisierung des Gateoxids mit PSG
 a) Belegung (POCl_3 -Quelle)
 b) Eindiffusion und Temperung

Photoprozeß (Maske 3)
Kontaktlochmaske




„Back door“-Ätzung
Al/Cu-Bedämpfung



Photoprozeß (Maske 4)
„Alu-sub-etch“-Maske


Temperung nach Aluminium:

Elektrischer Test
(In Line Test post Aluminum,
Post Aluminium Probe, PAP)



BEOL:

Quarz Aufstauen
(Sputtern)



Quarz Temperung


Photoprozeß (Maske 5)
Maske für Kontaktlöcher
im Quarz

Chrom-Kupfer-Gold-
Bedämpfung


Blei/Zinn-Bedämpfung

Pad Reflow



In Line Test
post Pad Reflow



Prozessschritt



Die folgenden Querschnitte sind
Schnitte AB durch die Speicherzelle.



Metal Gate N-MOS Enhancement Process:

- ☺ simple (only 4 Mask Levels)
- ☺ conductor level in the substrate (through n^+ region)

Metal Gate N-MOS Enhancement Process:

- ☺ simple (only 4 Mask Levels)
- ☺ conductor level in the substrate (through n^+ region)
- ☹ requires much space
- ☹ limitations of the transfer curve
- ☹ slow

Metal Gate N-MOS Enhancement Process:

- ☺ simple (only 4 Mask Levels)
- ☺ conductor level in the substrate (through n^+ region)
- ☹ requires much space
- ☹ limitations of the transfer curve
- ☹ slow




The threshold voltage

2.4 The threshold voltage at MOSFET

Parameters to turn knobs:

- Oxide Thickness
- Substrate Doping
- Oxide Charges
- Work function difference
- Substrate Bias

Meaning of the Threshold Voltage V_T





Terms:



- accumulation
- depletion
- inversion


Try also pdf file "MOScapAnim" in OPAL folder








Situation at band diagrams















$$\Phi_s = \Phi_F$$











$\Phi_s = 2\Phi_F$: Strong inversion or threshold V_t



$\Phi_s = 2\Phi_F$: Strong inversion or threshold V_t



Relation between El. potential Φ in V and carrier density ρ → Poisson Equation

$$\frac{\partial^2 \Phi}{\partial x^2} = -\frac{\rho}{\epsilon} \quad \text{consists of 2 parts:}$$

$$\frac{\partial E}{\partial x} = \frac{\rho}{\epsilon} \quad \text{and} \quad \frac{\partial \Phi}{\partial x} = -E$$

1. Integration

$$E \text{ in m} = \int \frac{\rho}{\epsilon} dx \quad \text{Boundary cond.}$$


$$\rho = -eN_A \quad E_{Si}(x) = E_{Si}(0) - \frac{eN_A}{\epsilon} x$$

$$E(x_d) = 0$$

$$E_{Si}(0) = \frac{eN_A}{\epsilon} x_d$$

$$E_{Si}(x) = \frac{eN_A}{\epsilon} (x_d - x)$$

$$\frac{E_0}{\epsilon_0} = \frac{E_{Si}}{\epsilon_{Si}} = \frac{E_{Si}}{E_{Si} - \frac{eN_A}{\epsilon} x_d}$$



$$E_{Si}(x) = \frac{eN_A}{\epsilon} (x_d - x)$$

2. Integration delivers $\phi_{inv} = \int -E dx$

$$\phi(x) = -\frac{eN_A}{\epsilon} (x_d x - \frac{1}{2} x^2) + \phi_0$$


$$\phi_0 = \frac{eN_A}{\epsilon} \frac{1}{2} x_d^2 = \phi_B$$

$$\phi(x) = -\frac{eN_A}{\epsilon} \left(-\frac{1}{2} x_d^2 + x_d x - \frac{1}{2} x^2 \right)$$

$$\phi(x) = \frac{eN_A}{2\epsilon} (x_d^2 - 2x_d x + x^2) = \frac{eV_B/2}{2\epsilon} \left(1 - 2 \frac{x}{x_d} + \frac{x^2}{x_d^2} \right)$$

$$\phi(x) = \frac{eN_A x_d^2}{2\epsilon} \left(1 - \frac{x}{x_d} \right)^2$$

Boundary condition
 $\phi(x_d) = 0$




$$Q_G = (U_G - \phi_s) C_{ox} = -Q_d$$

$$Q_d = -eN_A \cdot x_d = -eN_A \sqrt{\frac{2\epsilon\phi_s}{\epsilon N_A}}$$

$$Q_d = -\sqrt{2\epsilon N_A \epsilon \phi_s}$$

~~Threshold voltage condition:
 $U_G = U_T$ when $\phi_s = 2\phi_F$~~



$$-Q_{d,max} = \sqrt{2\epsilon N_A \epsilon (2\phi_F)} = (U_G - \phi_s) C_{ox}$$

$U_G = U_T$ $\phi = 2\phi_F$

Solve for U_T


$$U_T = \frac{1}{C_{ox}} \sqrt{2\epsilon N_A \epsilon (2\phi_F)} + 2\phi_F$$

$$C_{ox} = \frac{\epsilon}{d_{ox}}$$

surface specific capacity

Threshold voltage at MOS-FET /1

Idealized!



Relation between El. Potential $\Phi(V)$ and carrier density $\rho \rightarrow$ Poisson equation

$$\frac{\partial^2 \Phi}{\partial x^2} = -\frac{\rho}{\epsilon} \quad \text{Consist of 2 parts:}$$

$$\frac{\partial E}{\partial x} = \frac{\rho}{\epsilon} \quad \text{und} \quad \frac{\partial \Phi}{\partial x} = -E$$

1. Integration delivers $E\left(\frac{V}{m}\right) = \int \frac{\rho}{\epsilon} dx$

$$\rho = -eN_A \quad E_{Si}(x) = E_{Si}(0) - \frac{eN_A}{\epsilon} x$$


Boundary cond.
 $E(x_d) = 0$

$$E_{Si}(0) = \frac{eN_A}{\epsilon} x_d$$

$$E_{Si}(x) = \frac{eN_A}{\epsilon} (x_d - x) \Rightarrow$$

$$E_{Si} = \frac{eN_A x_d}{\epsilon} \left(1 - \frac{x}{x_d}\right)$$

Threshold voltage at MOS-FET /2



2. Integration delivers $\Phi(V) = \int -E dx$

$$\Phi(x) = -\frac{eN_A}{\epsilon} \left(x_d x - \frac{1}{2} x^2 \right) + \Phi_0 \quad \text{Boundary cond.}$$


$$\Phi_0 = \frac{eN_A}{\epsilon} \frac{1}{2} x_d^2$$

$$\Phi(x) = -\frac{eN_A}{\epsilon} \left(-\frac{1}{2} x_d^2 + x_d x - \frac{1}{2} x^2 \right)$$

$$\frac{eN_A}{2\epsilon} (x_d^2 - 2x x_d + x^2) = \frac{eN_A x_d^2}{2\epsilon} \left(1 - 2 \frac{x}{x_d} + \frac{x^2}{x_d^2} \right)$$

$$\Phi(x) = \frac{eN_A x_d^2}{2\epsilon} \left(1 - \frac{x}{x_d} \right)^2$$

Threshold voltage at MOS-FET /2



2. Integration delivers $\Phi(V) = \int -Edx$

$$\Phi(x) = -\frac{eN_A}{\epsilon} \left(x_d x - \frac{1}{2} x^2 \right) + \Phi_0 \quad \text{Boundary cond.}$$

$$\Phi_0 = \frac{eN_A}{\epsilon} \frac{1}{2} x_d^2$$

$$\Phi(x) = -\frac{eN_A}{\epsilon} \left(-\frac{1}{2} x_d^2 + x_d x - \frac{1}{2} x^2 \right)$$

$$\frac{eN_A}{2\epsilon} (x_d^2 - 2x x_d + x^2) = \frac{eN_A x_d^2}{2\epsilon} \left(1 - 2 \frac{x}{x_d} + \frac{x^2}{x_d^2} \right)$$

$$\Phi(x) = \frac{eN_A x_d^2}{2\epsilon} \left(1 - \frac{x}{x_d} \right)^2$$

! High potential means high binding energy !


Threshold voltage at MOS-FET /3

$$Q_G = (U_{GS} - \Phi_S) C_{ox} = -Q_d$$

$$Q_d = -eN_A \cdot x_d = -eN_A \sqrt{\frac{2\epsilon\Phi_S}{eN_A}}$$

$$Q_d = -\sqrt{2eN_A\epsilon\cdot\Phi_S}$$

Condition for threshold: $U_{GS}=U_T$ when



Threshold voltage at MOS-FET /3

$$Q_G = (U_{GS} - \Phi_S) C_{ox} = -Q_d$$

$$Q_d = -eN_A \cdot x_d = -eN_A \sqrt{\frac{2\epsilon\Phi_S}{eN_A}}$$


$$Q_d = -\sqrt{2eN_A\epsilon \cdot \Phi_S}$$

Condition for threshold: $U_{GS} = U_T$ when $\Phi_S = 2\Phi_F$

$$-Q_{d_{max}} = \sqrt{2eN_A\epsilon(2\Phi_F)} = (U_{GS} - \Phi_S)C_{ox}$$

$$U_{GS} \equiv U_T$$

$$\Phi_S = 2\Phi_F$$



Threshold voltage at MOS-FET /3

$$Q_G = (U_{GS} - \Phi_S) C_{ox} = -Q_d$$

$$Q_d = -eN_A \cdot x_d = -eN_A \sqrt{\frac{2\epsilon\Phi_S}{eN_A}}$$

$$Q_d = -\sqrt{2eN_A\epsilon \cdot \Phi_S}$$

Condition for threshold: $U_{GS} = U_T$ when $\Phi_S = 2\Phi_F$


$$-Q_{d_{max}} = \sqrt{2eN_A\epsilon(2\Phi_F)} = (U_{GS} - \Phi_S)C_{ox}$$

$$U_{GS} \equiv U_T$$


$$\Phi_S = 2\Phi_F$$

$$U_T = \frac{1}{C_{ox}} \sqrt{2eN_A\epsilon(2\Phi_F)} + 2\Phi_F$$

C_{ox} is the surface specific capacity = ϵ/d_{ox}




Demonstration: $V_T = f(d_{ox}$ und N_A)



Try also pdf file "MOScapAnim" in OPAL folder





»Wissen schafft Brücken.«