

Lecture SCT2 - Process Integration

10. Web-based virtual Lecture: June 24 2021
Prof. Dr. Johann W. Bartha

Inst. f. Halbleiter und Mikrosystemtechnik
Technische Universität Dresden

Summer Semester 2021

Start lecture here



"SCT_SS21_10.1" 18:13

This document including the
contained video streams is only
available to students of the lecture
„Semiconductor Technology 2“
at TU-Dresden.

It must not be copied and published
outside of TUD!

It is intended for
TUD internal use only!

Review:

- SCT Basics
- MOS-Cap-CV
- MOS-FET
- Al-Gate FET
- SRAM production
- V_T dependencies
- E/D Logic
- Si Gate

Today: Further self alignment

0. Introduction/ Lab organization/DMA /SCT1/Motivation
1. Process integration
 - 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behavior
2. Circuits in Metal-Gate FET Technology
 - 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transistors
 - 4.Process sequence of the N-MOS E/D Process
3. Self aligned Process
 - 1.Metal Gate -> Si Gate
 2. Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
- 4.Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
 1. Scaling
 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts

Review:

- SCT Basics
- MOS-Cap-CV
- MOS-FET
- Al-Gate FET
- SRAM production
- V_T dependencies
- E/D Logic
- Si Gate

Today: Further self alignment

Continue 



"SCT_SS20_10.2" 59:08




0. Introduction/ Lab organization/DMA /SCT1/Motivation
1. Process integration
 - 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behavior
2. Circuits in Metal-Gate FET Technology
 - 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transistors
 - 4.Process sequence of the N-MOS E/D Process
3. Self aligned Process
 - 1.Metal Gate -> Si Gate
 2. Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
- 4.Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
 1. Scaling
 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts

What's a parasitic FET?

Remember? Parasitic FET's


What's a parasitic FET?

Remember our SRAM cell:





Remember? Parasitic FET's

What's a parasitic FET?



Remember our SRAM cell:






A regular FET is the switching transistor shown in the different pictures and consist of the n^+ Source, the p-substrate and the n^+ Drain region, the substrate region is covered with the thin oxide and the gate electrode.

Remember? Parasitic FET's

What's a parasitic FET?

Remember our SRAM cell:






The Gate-line runs over the fieldox to the left and connects to the Drain of the left switching transistor resp. the Source of the left load transistor.

Remember? Parasitic FET's

What's a parasitic FET?



Remember our SRAM cell:




We can think of the source,

Remember? Parasitic FET's

What's a parasitic FET?





Remember our SRAM cell:




We can think of the source, the Gate over the fieldox,

Remember? Parasitic FET's

What's a parasitic FET?





Remember our SRAM cell:




We can think of the source, the Gate over the fieldox, and the n⁺ line

Remember? Parasitic FET's

What's a parasitic FET?





Remember our SRAM cell:




We can think of the source, the Gate over the fieldox, and the n^+ line as a further MOS FET, which has a high threshold voltage due to the large thickness of the fieldox.

What's a parasitic FET?



Remember our SRAM cell:






We can think of the source, the Gate over the fieldox, and the n^+ line as a further MOS FET, which has a high threshold voltage due to the large thickness of the fieldox.

This FET is called parasitic transistor. It might unintentionally connect any n^+ region where Gate lines run over the fieldox. To avoid this, the fieldox thickness has to be as large as possible.

What's a parasitic FET?

Remember our SRAM cell:






We can think of the source, the Gate over the fieldox, and the n^+ line as a further MOS FET, which has a high threshold voltage due to the large thickness of the fieldox.

This FET is called parasitic transistor. It might unintentionally connect any n^+ region where Gate lines run over the fieldox. To avoid this, the fieldox thickness has to be as large as possible.

What's a parasitic FET?

Remember our SRAM cell:



We can think of the source, the Gate over the fieldox, and the n⁺ line as a further MOS FET, which has a high threshold voltage due to the large thickness of the fieldox.


This FET is called parasitic transistor. It might unintentionally connect any n⁺ region where Gate lines run over the fieldox. To avoid this, the fieldox thickness has to be as large as possible.


$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$

Challenges associated with large d_{fox} (field oxide thickness)

- Lithography on large topography

$$CD = k_1 \lambda / NA \quad \text{and} \quad DOF = k_2 \lambda / NA^2$$






$$CD \leftarrow k_1 \frac{\lambda}{NA}$$

DOF

$$DOF = k_2 \frac{\lambda}{NA^2}$$




Small CD (Gate L)
 requires low
 surface corrugation!

Challenges associated with large d_{fox} (field oxide thickness)

- Lithography on large topography
 $CD = k_1 \lambda / NA$ and $DOF = k_2 \lambda / NA^2$
- Step coverage of the metal layer


Concerns with PVD



EE143 – Ali Javey

+ Inherent Uniformity Issues!


Concerns with PVD



EE143 – Ali Javey

+ Inherent Uniformity Issues!


Concerns with PVD



EE143 – Ali Javey

+ Inherent Uniformity Issues!

Concerns with PVD



EE143 – Ali Javey

+ Inherent Uniformity Issues!

Concerns with CVD





Figure 5-15

Top, arrival angles of depositing species at different positions; bottom, step coverage, A/H , and bottom coverage, B/H .


Introduction to microfabrication / Sami Franssila
ISBN 0-470-85106-6

Question:


Which deposition technique was used to make the structure below?



a)




b)



c)

Question:


Which deposition technique was used to make the structure below?



a)



b)




c)

Choices are:

PVD - evaporation,
(PE)CVD,
PVD - Sputtering

Question:


Which deposition technique was used to make the structure below?



a)




b)




c)

Choices are:


- c) PVD - evaporation,
- a) (PE)CVD,
- b) PVD - Sputtering



1 K Memory, IBM 1970




1 K Memory, IBM 1970



MPU „Alpha“, DEC 1994

How to avoid parasitic FETs




$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$

How to avoid parasitic FETs

Innovation: 3.2 a Channel Stop

To further relax this problem, the p-substrate underneath the fieldox can be doped to p⁺. This shifts V_T of the parasitic transistor to higher V_G and insures a safer operation.



This additional doping is called "channel stopper". By applying the "channel stopper", the threshold of the parasitic transistor can not be reached under normal operation.

$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$

How to avoid parasitic FETs

Innovation: 3.2 a Channel Stop

To further relax this problem, the p-substrate underneath the fieldox can be doped to p⁺. This shifts V_T of the parasitic transistor to higher V_G and insures a safer operation.



This additional doping is called "channel stopper". By applying the "channel stopper", the threshold of the parasitic transistor can not be reached under normal operation.

$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$

How to avoid parasitic FETs

Innovation: 3.2 a Channel Stop

To further relax this problem, the p-substrate underneath the fieldox can be doped to p⁺. This shifts V_T of the parasitic transistor to higher V_G and insures a safer operation.



Shit! Additional Mask Layer required!

True ?

This additional doping is called "channel stopper". By applying the "channel stopper", the threshold of the parasitic transistor can not be reached under normal operation.


$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$

3.2 LOCOS Process

A "self adjusting" way to combine the growth of the fieldox with the masking of the "Channel Stopper" is the so called LOCOS process which stands for **Local Oxidation of Silicon**. With the following process flow:

3.2 LOCOS Process


A "self adjusting" way to combine the growth of the fieldox with the masking of the "Channel Stopper" is the so called LOCOS process which stands for **Local Oxidation of Silicon**. With the following process flow:



Def. of SiO₂/Si₃N₄
(padox/nitride) **Mask 1**


3.2 LOCOS Process

A "self adjusting" way to combine the growth of the fieldox with the masking of the "Channel Stopper" is the so called LOCOS process which stands for **Local Oxidation of Silicon**. With the following process flow:




3.2 LOCOS Process

A "self adjusting" way to combine the growth of the fieldox with the masking of the "Channel Stopper" is the so called LOCOS process which stands for **Local Oxidation of Silicon**. With the following process flow:




3.2 LOCOS Process

A "self adjusting" way to combine the growth of the fieldox with the masking of the "Channel Stopper" is the so called LOCOS process which stands for **Local Oxidation of Silicon**. With the following process flow:



3.2 LOCOS Process

A "self adjusting" way to combine the growth of the fieldox with the masking of the "Channel Stopper" is the so called LOCOS process which stands for **Local Oxidation of Silicon**. With the following process flow:




Def. of $\text{SiO}_2/\text{Si}_3\text{N}_4$
(padox/nitride) **Mask 1**

ChanStop Implant

Wet oxidation


- Nitride etch
- Padox etch
- Sacrificial ox
- Etch sacr. ox
- Gate oxidation



Def. of poly Si Gate
Mask 2

3.2 LOCOS Process

A "self adjusting" way to combine the growth of the fieldox with the masking of the "Channel Stopper" is the so called LOCOS process which stands for **Local Oxidation of Silicon**. With the following process flow:




Def. of $\text{SiO}_2/\text{Si}_3\text{N}_4$
(padox/nitride) **Mask 1**

ChanStop Implant

Wet oxidation


- Nitride etch
- Padox etch
- Sacrificial ox
- Etch sacr. ox
- Gate oxidation



S/D Implant

3.2 LOCOS Process

A "self adjusting" way to combine the growth of the fieldox with the masking of the "Channel Stopper" is the so called LOCOS process which stands for **Local Oxidation of Silicon**. With the following process flow:



Def. of $\text{SiO}_2/\text{Si}_3\text{N}_4$
(padox/nitride) **Mask 1**

ChanStop Implant



Wet oxidation

- Nitride etch
- Padox etch
- Sacrificial ox
- Etch sacr. ox
- Gate oxidation





and so on ...

3.2 LOCOS Process

A "self adjusting" way to combine the growth of the fieldox with the masking of the "Channel Stopper" is the so called LOCOS process which stands for **Local Oxidation of Silicon**. With the following process flow:



- ☺ **Self adjusted chanstop**
- ☺ **Fieldox can be thinner**
- ☺ **Only half of Fieldox thickness contributes to surface topography**
=> reduced DOF! or
=> smaller CD!




Reason for sacrificial oxidation: Si_3N_4 residue must be removed before gate oxidation!


Example:
Integration Scheme of an
ED Inverter in
Si-Gate / LOCOS
technique

Mask1/Layout:

Def. Active Region



Mask




Padox

Nitride


Resist apply

Expose




E/D N-MOS Prozess (2)

Develop




Nitride etch


Padox etch



Resist strip




ChanStp Implant




Local Oxidation

(Wet ox,
Simultaneously
activation of
ChanStp Impl.)



Etch Nitr/Padox
(Kooi effect!)

Sequence:
Etch Nitr/Padox
Grow Sacrif. Ox.
Etch Sacrif. Ox



Mask2/Layout:

Def. Active
Region for
depletion
Transistor

Res apply


Expose

Develop

Implant

Strip

Gate Oxidation
(Dry)



Mask3/Layout:

Def. Burried
contact

Poly-Si depo


Mask4:

GateLine(s)


Poly etch

Gateox etch

S/D Implant



Depo of Insulation
oxide
(CVD Oxide)





Ox - Reflow

Mask5:
MetalContact

Contact etch



Reflow (Activation
& diffusion of
Implants)




Al Deposition

Mask6: Metal


Metal Etch



E/D N-MOS Prozess (7)



E/D N-MOS Prozess (7)




Continue →

"SCT_SS20_10.03" 27:10



3.2.2. LOCOS improvements


targeting DOF & scaling




ROX = Recessed Oxide

3.2.2. LOCOS improvements

targeting DOF & scaling




ROX = Recessed Oxide





3.2.2. LOCOS improvements

targeting DOF & scaling




ROX = Recessed Oxide






3.2.2. LOCOS improvements

targeting DOF & scaling




ROX = Recessed Oxide






SPOT = Super Planar Oxidation Techn.

3.2.2. LOCOS improvements


targeting DOF & scaling



ROX = Recessed Oxide




SPOT = Super Planar Oxidation Techn.








SWAMI = Side Wall Mask Isolated-LOCOS

3.2.2. LOCOS improvements

targeting DOF & scaling



ROX = Recessed Oxide



Ultimate concept: STI !

3.2.3. Shallow Trench Isolation (STI)


- ☹ LOCOS creates significant topography
- ☹ LOCOS requires much floor space

$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$

3.2.3. Shallow Trench Isolation (STI)

- ☹ LOCOS creates significant topography
- ☹ LOCOS requires much floor space

$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$




Def. Hard mask

3.2.3. Shallow Trench Isolation (STI)

- ☹ LOCOS creates significant topography
- ☹ LOCOS requires much floor space


$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$



3.2.3. Shallow Trench Isolation (STI)

- ☹ LOCOS creates significant topography
- ☹ LOCOS requires much floor space


$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$




3.2.3. Shallow Trench Isolation (STI)

- ☹ LOCOS creates significant topography
- ☹ LOCOS requires much floor space


$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$




Def. Hard mask



Trench Etch



Chan Stop
Implant




CVD-SiO₂


3.2.3. Shallow Trench Isolation (STI)

- ☹ LOCOS creates significant topography
- ☹ LOCOS requires much floor space


$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$




Def. Hard mask



Trench Etch



Chan Stop
Implant




CVD-SiO₂

Etch back or CMP


3.2.3. Shallow Trench Isolation (STI)

- ☹ LOCOS creates significant topography
- ☹ LOCOS requires much floor space


$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$




Def. Hard mask



Trench Etch




Chan Stop
Implant



CVD-SiO₂



Etch back or CMP




Gate ox


3.2.3. Shallow Trench Isolation (STI)

- ☹ LOCOS creates significant topography
- ☹ LOCOS requires much floor space


$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$




Def. Hard mask



Trench Etch




Chan Stop
Implant



CVD-SiO₂



Etch back or CMP




Gate ox
Def. Gate

3.2.3. Shallow Trench Isolation (STI)

- ☹ LOCOS creates significant topography
- ☹ LOCOS requires much floor space


$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$




Def. Hard mask




Trench Etch




Chan Stop Implant



CVD-SiO₂



Etch back or CMP




Gate ox
Def. Gate
S/D Implant


3.2.3. Shallow Trench Isolation (STI)

- ☹ LOCOS creates significant topography
- ☹ LOCOS requires much floor space


$$V_T = \frac{d_{ox}}{\epsilon_{ox}} \sqrt{2\epsilon_{Si} e N_A (2\Phi_F + V_{SB})} + 2\Phi_F - \frac{Q_{eff}}{C_{ox}} + \frac{\Delta W_F}{e}$$




Def. Hard mask



Trench Etch




Chan Stop
Implant
(can be skipped if trench is deep enough!)




CVD-SiO₂



Etch back or CMP



Gate ox
Def. Gate
S/D Implant





»Wissen schafft Brücken.«