

Lecture SCT2 - Process Integration

11. Web-based virtual Lecture: July 01 2021 Prof. Dr. Johann W. Bartha

Inst. f. Halbleiter und Mikrosystemtechnik
Technische Universität Dresden

Summer Semester 2021

Start lecture here



"SCT_SS21_11.1" 39:50


This document including the contained video streams is only available to students of the lecture „Semiconductor Technology 2“ at TU-Dresden.

It must not be copied and published outside of TUD!


It is intended for
TUD internal use only!

Please participate in the lecture evaluation!

Deutsch English



**TECHNISCHE
UNIVERSITÄT
DRESDEN**



ZQA
ZENTRUM FÜR QUALITÄTSANALYSE

Portal der Lehrveranstaltungsevaluation der TU Dresden

Home
Notes
Logout
Help

Herr Prof. Dr. Bartha - Vorlesung "Semiconductor Technology 2": Questionnaire

Dear students,

You will be offered the possibility of feedback on the above-mentioned course.

Your teacher and the ZQA kindly ask you to fill in the questionnaire.

Introductory question:

How is the proportion of online teaching in this lecture?

This is a pure online lecture.
 It is a mix of presence and online teaching.
 This is a pure on-site lecture.

Questions about the lecturer: The lecturer ...

	Completely correct	Mainly correct	Partly	Mainly incorrect	Completely incorrect
1. ...presents the goals of the lecture in an understandable manner.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
2. ...organizes the lecture well. There is a central theme.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
3. ...comes across as dedicated and enthusiastic in the lectures.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4. ...designs the learning materials (presentation	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

Faculty of Electrical and Computer Engineering

21.06.2021

Examination office

Exams Summer Semester 2021

Master's Program Nanoelectronic Systems

examination period from 26.07.-21.08.2021

Preliminary plan.
Changes are possible

examination subject (Module name)	Module	duration and kind	professor	date/time
Compulsory Modules				
Lab sessions M1200-50040 Semicond. Techn. Lab	NES-11 06 01	protocol 2	Bartha	on appointment
Semiconductor Technology M1212-50080	NES-12 12 02	oral exam of 30 min or written exam of 120 min (>20 students)	Prof. Bartha (Dr. Wenzel)	07.10.
Radio Frequency Integrated Circuits M1208-11100	NES-12 08 02	written exam of 120 min	Prof. Ellinger (Dr. Schumann)	27.07.
Hardware/Software Codesign M1210-50030	NES-12 10 03	oral exam of 20 min or written exam of 120 min (> 16 students)	Prof. Fettweis (Dr. Matus)	12.08.
Optional Modules				

<https://tu-dresden.de/ing/elektrotechnik/ressourcen/dateien/studium/pruefungen/pruefungsplaene/pruefungsplaene-sole2021/2nes.pdf?lang=de>

Review:

- SCT Basics
- MOS Capacitor
- MOS-Cap-CV
- MOS-FET (N-FET enh.)
- Al-Gate FET
- SRAM product (E/E)
- V_T adjust \Rightarrow Depl.
- E/D Logic
- Si Gate Process
- LOCOS \Rightarrow STI

Today: Further self aligned

0. Introduction/ Lab organization/DMA /SCT1/Motivation
1. Process integration
 - 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behavior
2. Circuits in Metal-Gate FET Technology
 - 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transistors
 - 4.Process sequence of the N-MOS E/D Process
3. Self aligned Process
 - 1.Metal Gate \rightarrow Si Gate
 2. Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
- 4.Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
 - 1.Scaling
 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts

Review:

- SCT Basics
- MOS Capacitor
- MOS-Cap-CV
- MOS-FET (N-FET enh.)
- Al-Gate FET
- SRAM product (E/E)
- V_T adjust \Rightarrow Depl.
- E/D Logic
- Si Gate Process
- LOCOS \Rightarrow STI

Today: Further self aligned


Continue 



"SCT_SS20_11.2" 25:10

0. Introduction/ Lab organization/DMA /SCT1/Motivation
1. Process integration
 - 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behavior
2. Circuits in Metal-Gate FET Technology
 - 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transistors
 - 4.Process sequence of the N-MOS E/D Process
3. Self aligned Process
 - 1.Metal Gate \rightarrow Si Gate
 2. Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
- 4.Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
 1. Scaling
 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts


Blackboard: Evolution of fieldox




3.3 Lightly Doped Drain LDD

Where do we find the highest fieldstrength? ($E = -d\Phi/dx$)

Φ



High electric field strength
at the channel/drain edge!



High electric field strength at the channel/drain edge!









Abb. 36 Einfluss eines Gates über einem pn-Übergang auf die Durchbruchspannung V_{BD}



Relaxation of the field strength by lowering n-doping



Relaxation of the field strength by lowering n-doping



Compare the edge in $\Phi(x)$ for strong and lightly doped n at the junction



High electric field strength at the channel/drain edge!




Abb. 36 Einfluss eines Gates über einem pn-Übergang auf die Durchbruchspannung V_{BD}

Double Diffused Drain, DDD and Lightly Doped Drain, LDD

High electric field strength at the channel/drain edge!








Abb. 36 Einfluss eines Gates über einem pn-Übergang auf die Durchbruchspannung V_{BD}




(c)

Lightly Doped Drain, LDD



a



b

Abb. 8.1.4. Verteilung des elektrischen Feldes im MOS-Transistor (Simulation mit MINIMOS [8.6]) **a** für einen N-Kanal-Transistor mit 1,2 μm -Kanallänge; **b** für die gleiche Transistorstruktur, jedoch mit LDD (Lightly Doped Drain) [8.7]

Lightly Doped Drain LDD


The junction at the Drain side creates a peak in the electric field strength, creating "hot electrons", which may gain enough energy to penetrate into the gate oxide and degrade the device. A smooth junction relaxes this effect.

Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.


Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.




Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.




Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.




Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.




Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.




Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.




Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.




Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.




Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.





Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.




Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.




Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.




Term used Today:
Source Drain Extensions




Lightly Doped Drain LDD

To create this smooth junction (LDD) with the required accuracy, no photo alignment is necessary. It is done in a self aligned way utilizing the anisotropic behavior of reactive ion etching.



Term used Today:
Source Drain Extensions




Continue VIDEO CAMPUS SACHSEN

"SCT_SS20_11.03" 19:38

3.4. Self aligned Silicide = SALICIDE

Poly Si Gate Process boosted scaling but the decreasing dimensions generated new problems associated with

- a) the line resistance of the poly Si gate
- b) the contact resistance to S/D




3.4. Self aligned Silicide = SALICIDE

Poly Si Gate Process boosted scaling but the decreasing dimensions generated new problems associated with

- a) the line resistance of the poly Si gate
- b) the contact resistance to S/D

A class of materials combining low resistance and thermal stability are "silicides", which are binary compounds of metals and silicide.



3.4. Self aligned Silicide = SALICIDE


To optimize the performance of the MOSFET the resistivity of the gate line, as well as the resistivity of the source/drain contact should be as low as possible. This is obtained by using silicides (WSi_2 , TiSi_2 , CoSi_2).

3.4. Self aligned Silicide = SALICIDE

Again this is done in a self aligned way utilizing the selective wet etch behavior between the refractive metal and the silicide.


3.4. Self aligned Silicide = SALICIDE

Again this is done in a self aligned way utilizing the selective wet etch behavior between the refractive metal and the silicide.




3.4. Self aligned Silicide = SALICIDE

Again this is done in a self aligned way utilizing the selective wet etch behavior between the refractive metal and the silicide.




3.4. Self aligned Silicide = SALICIDE

Again this is done in a self aligned way utilizing the selective wet etch behavior between the refractive metal and the silicide.






3.4. Self aligned Silicide = SALICIDE

Again this is done in a self aligned way utilizing the selective wet etch behavior between the refractive metal and the silicide.




3.4. Self aligned Silicide = SALICIDE



Again this is done in a self aligned way utilizing the selective wet etch behavior between the refractive metal and the silicide.




Taken from S. M. Sze, VLSI Technology McGraw-Hill 1988 →






R_{ac} : R(Accumulation layer)
 R_{sp} : R(spreading Resistance)
 R_{diff} : R(Diffusion well)
 R_{co} : R(Contact)





Flowchart - Salizidprozess






Continue →
"SCT_SS20_11.04" 12:43




3.5. Self aligned contacts (SAC)


3.5. Self aligned contacts (SAC)



Self-Aligned Contact (SAC)



Misalignment
←



- "Infinite" CTG window demonstrated

<https://nanohub.org/resources/20935/download/2014.04.08-Mistry-NEEDS.pdf>

3.6. Resist trimming

Shrinking (Trimming) of a structure:

Isotropic etch!




Figure 10-17

Resist trimming: resist lines made narrower by isotropic etching of the resist in oxygen plasma. In both cases the resolution (line + space) remains constant.

0. Introduction/ Lab organization/DMA /SCT1/Motivation
1. Process integration
 - 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behavior
2. Circuits in Metal-Gate FET Technology
 - 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transistors
 - 4.Process sequence of the N-MOS E/D Process
3. Self aligned Process
 - 1.Metal Gate -> Si Gate
 2. Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
- 4.Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
 1. Scaling
 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts



»Wissen schafft Brücken.«