

The hyperlinks to the video streams in this virtual lecture are marked by the <u>Video Campus Sachsen Logo</u>. To watch them you <u>need to be logged</u> on at the host: <u>VCS</u>. Please click on: <u>https://videocampus.sachsen.de/login</u> <u>select TU-Dresden</u> in the selection mask and than logon with the same ID and password as you use for OPAL or ZIH. Stay logged on as long as you work with the lecture slides.

Lecture SCT2 - Process Integration

11. Web-based virtual Lecture: July 01 2021 Prof. Dr. Johann W. Bartha

Inst. f. Halbleiter und Mikrosystemtechnik Technische Universität Dresden

Summer Semester 2021

Start lecture here



"SCT_SS21_11.1" 39:50



This document including the contained video streams is only available to students of the lecture "Semiconductor Technology 2" at TU-Dresden. It must not be copied and published outside of TUD! It is intended for TUD internal use only!



Lecture evaluation

Please participate in the lecture evaluation!

2. ... organizes the lecture well. There is a central

3. ...comes across as dedicated and enthusiastic in

4. ...designs the learning materials (presentation

theme.

the lectures.



Portal der Lehrveranstaltungsevaluation der TU Dresden



0

0

-

0

0

-

0

O

-

0

0

O

-



Written exam

Faculty of Electrical and Computer Engineering

Examination office

21.06.2021

Exams Summer Semester 2021

Master's Program Nanoelectronic Systems

examination period from 26.07.-21.08.2021

Preliminary plan. Changes are possible

examination subject (Module name)	Module	duration and kind	professor	date/time
Compulsory Modules				
Lab sessions M1200-50040 Semicond. Techn. Lab	NES-11 06 01	protocol 2	Bartha	on appointment
Semiconductor Technology M1212-50080	NES-12 12 02	oral exam of 30 min or written exam of 120 min (>20 students)	Prof. Bartha (Dr. Wenzel)	07.10.
Radio Frequency Integrated Circuits M1208-11100	NES-12 08 02	written exam of 120 min	Prof. Ellinger (Dr. Schumann)	27.07.
Hardware/Software Codesign M1210-50030	NES-12 10 03	oral exam of 20 min or written exam of 120 min (> 16 students)	Prof. Fettweis (Dr. Matus)	12.08.
Optional Modules				
	The second	Charles Contraction Contraction Contraction	and the same that the same	

<u>https://tu-</u> <u>dresden.de/ing/elektrotechnik/ressourcen/dateien/studium/pruefunge</u> <u>n/pruefungsplaene/pruefungsplaene-sose2021/2nes.pdf?lang=de</u>





Page: 6 L11 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!

http://www.computerhistory.org/siliconengine/timeline/



Blackboard: Evolution of fieldox





3.3 Lightly Doped Drain LDD

Page: 8 L11 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



Where do we find the highest fieldstrength? ($E=-d\Phi/dx$)





Double Diffused Drain, DDD and Lightly Doped Drain, LDD

High electric field strength at the channel/drain edge!



Page: 10 L11 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



Double Diffused Drain, DDD and Lightly Doped Drain, LDD

High electric field strength at the channel/drain edge!











Page: 12 L11 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



Relaxation of the field strength by lowering n-doping







Page: 13 L11 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



Relaxation of the field strength by lowering n-doping



Page: 14 L11 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



Double Diffused Drain, DDD and Lightly Doped Drain, LDD

High electric field strength at the channel/drain edge!



Abb. 36 Einfluss eines Gates über einem pn-Übergang auf die Durchbruchsspannung V_{BD}



Double Diffused Drain, DDD and Lightly Doped Drain, LDD

High electric field strength at the channel/drain edge!

















Abb. 8.1.4. Verteilung des elektrischen Feldes im MOS-Transistor (Simulation mit MINI-MOS [8.6]) a für einen N-Kanal-Transistor mit $1,2 \mu$ m-Kanallänge; b für die gleiche Transistorstruktur, jedoch mit LDD (Lightly Doped Drain) [8.7]



The junction at the Drain side creates a peak in the electric field strength, creating "hot electrons", which may gain enough energy to penetrate into the gate oxide and degrade the device. A smooth junction relaxes this effect.





























































Poly Si Gate Process boosted scaling but the decreasing dimensions generated new problems associated with

a) the line resistance of the poly Si gateb) the contact resistance to S/D





Poly Si Gate Process boosted scaling but the decreasing dimensions generated new problems associated with

a) the line resistance of the poly Si gateb) the contact resistance to S/D

A class of materials combining low resistance and thermal stability are "silicides", which are binary compounds of metals and silicide.





To optimize the performance of the MOSFET the resistivity of the gate line, as well as the resistivity of the source/drain contact should be as low as possible. This is obtained by using silicides (WSi_2 , $TiSi_2$, $CoSi_2$).



3.4. Self aligned Silicide = SALICIDE























Source/Drain contact



Page: 42 L11 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



LDD / SALICIDE



Page: 43 L11 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



LDD / SALICIDE



Page: 44 L11 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



3.5. Self aligned contacts (SAC)

Page: 45 L11 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



3.5. Self aligned contacts (SAC)









3.6. Resist trimming



Figure 10-17

Resist trimming: resist lines made narrower by isotropic etching of the resist in oxygen plasma. In both cases the resolution (line + space) remains constant.



	0 Introduction/Lab organization/DMA/SCT1/Motivation	SC-
	1 Process integration	. .
_	1 MOS Structure MOS Capacitor	Basics
	2 Structure of a MOSEET	
	3 T/V behavior	
	2 Circuits in Metal-Gate FET Technology	
	1 Process sequence of N-MOSEET in Metal Gate	
	2 From inverter to memory cell	
	3 SRAM in NMOS Metal Gate	
	4. The threshold voltage of the MOSFFT	
	1 Parasitic FFT	
	2.Enhancement/Depletion Transistor	
	3.N-MOS Logic by E/D Transitors	
	4. Process sequence of the N-MOS E/D Process	
	3. Self aligned Process	
	1.Metal Gate -> Si Gate	
	2. Channel-Stop & LOCOS Technology	
	1.Example: Process flow of E/D SiGate LOCOS Inverter	•
	2.LOCOS Variation	
	3.Shallow Trench Isolation	
	3.Lightly doped drain	
	4.SALICIDE	
	5. Self Aligned Contacts (SAC)	
	6. Resist trimming	
	4. Transition to CMOS Technology	
	1.MOS Transistor Types	
	2.CMOS Inverter	
	1. Consideration NMOS E/D Inverter	
	2. Comparison CMUS Inverter	
	5. Eurthen Considerations	
	J. Further considerations	
	1. Challenear	
	1. Chullenges 2 Material Equivalent Scaling	
	3 Further Concepts	

http://www.computerhistory.org/siliconengine/timeline/





»Wissen schafft Brücken.«

Page: 50 L11 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!