

The hyperlinks to the video streams in this virtual lecture are marked by the Video Campus Sachsen Logo. To watch them you need to be logged on at the host: VCS. Please click on: <https://videocampus.sachsen.de/login> select TU-Dresden in the selection mask and than logon with the same ID and password as you use for OPAL or ZIH. Stay logged on as long as you work with the lecture slides.

Lecture SCT2 - Process Integration

12. Web-based virtual Lecture: July 08 2021
Prof. Dr. Johann W. Bartha

Inst. f. Halbleiter und Mikrosystemtechnik
Technische Universität Dresden

Summer Semester 2021

Start lecture here



"SCT_SS21_12.1" 37:08

This document including the contained video streams is only available to students of the lecture „Semiconductor Technology 2“ at TU-Dresden.

It must not be copied and published outside of TUD!

It is intended for
TUD internal use only!

Lecture evaluation open until July 08!

Please participate in the lecture evaluation!



The screenshot shows the homepage of the ZQA portal. At the top right, there are links for "Deutsch" and "English". The main header features the TU Dresden logo and the text "TECHNISCHE UNIVERSITÄT DRESDEN" next to "ZQA ZENTRUM FÜR QUALITÄTSANALYSE". Below this, the title "Portal der Lehrveranstaltungsevaluation der TU Dresden" is displayed. A navigation bar at the bottom includes links for "Home", "Notes", "Logout", and "Help".

Herr Prof. Dr. Bartha - Vorlesung "Semiconductor Technology 2": Questionnaire

Dear students,

You will be offered the possibility of feedback on the above-mentioned course.

Your teacher and the ZQA kindly ask you to fill in the questionnaire.

Introductory question:

How is the proportion of online teaching in this lecture?

- This is a pure online lecture. It is a mix of presence and online teaching. This is a pure on-site lecture.

Questions about the lecturer: The lecturer ...

	Completely correct	Mainly correct	Partly	Mainly incorrect	Completely incorrect
1. ...presents the goals of the lecture in an understandable manner.	<input type="radio"/>				
2. ...organizes the lecture well. There is a central theme.	<input type="radio"/>				
3. ...comes across as dedicated and enthusiastic in the lectures.	<input type="radio"/>				
4. ...designs the learning materials (presentation)	<input type="radio"/>				

Outline

Review:

- SCT Basics
- MOS-Cap-CV
- MOS-FET (N-FET enh.)
- Al-Gate FET
- SRAM product (E/E)
- V_T adjust => Depl.
- E/D Logic
- Self aligned process
Si-Gate, LOCOS, STI, LDD,
SALICIDE, SAC, Resist Trimming

Today: CMOS

- SC-Basics
0. Introduction/ Lab organization/DMA /SCT1/Motivation
 1. Process integration
 - 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behavior
 2. Circuits in Metal-Gate FET Technology
 - 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transitors
 - 4.Process sequence of the N-MOS E/D Process
 3. Self aligned Process
 - 1.Metal Gate → Si Gate
 2. Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
 - 4.Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
 5. Further Considerations
 - 1.Scaling
 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts

Outline

Review:

- SCT Basics
- MOS-Cap-CV
- MOS-FET (N-FET enh.)
- Al-Gate FET
- SRAM product (E/E)
- V_T adjust => Depl.
- E/D Logic
- Self aligned process
Si-Gate, LOCOS, STI, LDD,
SALICIDE, SAC, Resist Trimming

Today: CMOS

Continue 


"SCT_SS20_12.2" 21:00




0. Introduction/ Lab organization/DMA / SCT1/Motivation
1. Process integration
- 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behavior
2. Circuits in Metal-Gate FET Technology
- 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transistors
 - 4.Process sequence of the N-MOS E/D Process
3. Self aligned Process
- 1.Metal Gate → Si Gate
 - 2.Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
 - 4.Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
- 1.Scaling
 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts

SC-
Basics

Blackboard 12.1



Al-Gate
Fieldox



Si-Gate
LOCOS















Polycide
LOCOS



SALICIDE
STI / LOD

4. Transition to CMOS Technology


4.1 Different Types of MOSFET

TYPE	CROSS SECTION	OUTPUT CHARACTERISTICS	TRANSFER CHARACTERISTICS
n-CHANNEL ENHANCEMENT (NORMALLY OFF)			
n-CHANNEL DEPLETION (NORMALLY ON)	 n-CHANNEL		
p-CHANNEL ENHANCEMENT (NORMALLY OFF)			
p-CHANNEL DEPLETION (NORMALLY ON)	 p-CHANNEL		

4.2 Transition to the CMOS inverter

4.2.1 Remember: E/E inverter


Remember
the N-MOS Inverter!




4.2 Transition to the CMOS inverter

4.2.1 Remember: E/E inverter

Remember
the N-MOS Inverter!




When V_i is increased from zero to V_D , a current flows through the load transistor for $V_i > V_T$ and reaches a saturation value controlled by the load transistor.




4.2 Transition to the CMOS inverter

4.2.1 Remember: E/E inverter

Remember
the N-MOS Inverter!



When V_i is increased from zero to V_D , a current flows through the load transistor for $V_i > V_T$ and reaches a saturation value controlled by the load transistor.



⌚ When the input is high, the inverter consumes continuously power!


4.2.2. Hydrodynamic analogy: CMOS Inverter

Instead of the load device it would be much nicer to have a switching device that operates complementary!

4.2.2. Hydrodynamic analogy: CMOS Inverter

Instead of the load device it would be much nicer to have a switching device that operates complementary! Like the two valves controlled by the piston.


Operation state 1




4.2.2. Hydrodynamic analogy: CMOS Inverter

Instead of the load device it would be much nicer to have a switching device that operates complementary! Like the two valves controlled by the piston.

Operation state 1




Operation state 2




4.2.2. Hydrodynamic analogy: CMOS Inverter

Instead of the load device it would be much nicer to have a switching device that operates complementary! Like the two valves controlled by the piston.

Operation state 1




Operation state 2




Something like this can be done by combining a N-MOS and a P-MOS FET:

Process - integration




Application example:
Ring Oscillator

Process - integration



Application example:
Ring Oscillator


Process - integration



Application example:
Ring Oscillator


Multiple stage ring oscillator can be nicely used to determine the switching speed of a circuit technology. The more stages the more easy to measure.

Application example: Ring Oscillator




Application example: Ring Oscillator

Feeding back last output to first input:



Application example: Ring Oscillator


Feeding back last output to first input:



Does this circuit oscillate ?


Application example: Ring Oscillator

Feeding back last output to first input:




Does this circuit oscillate ?

No! Last output and first input are both on high.
No reason to change the state!




And now?




Odd number of inverters required!

And now?



Odd number of inverters required!


And now?



Back to realization of an inverter with an active load by using N-MOS and P-MOS FET

Odd number of inverters required!

And now?




Continue →
"SCT_SS20_12.03" 31:01



Back to realization of an inverter with an active load by using N-MOS and P-MOS FET


Functioning of the CMOS Inverter

Remember the N-MOS characteristic.




Functioning of the CMOS Inverter

Remember the P-MOS characteristic.




Remember the N-MOS characteristic.




Functioning of the CMOS Inverter

Remember the P-MOS characteristic.




Remember the N-MOS characteristic.




Functioning of the CMOS Inverter


Remember the P-MOS characteristic.



Let's turn the transistor around and plot I_S instead of I_D .




Remember the N-MOS characteristic.




Functioning of the CMOS Inverter


Remember the P-MOS characteristic.




Let's turn the transistor around and plot I_S instead of I_D .



Remember the N-MOS characteristic.




Now we shift each terminal by V_D !




Functioning of the CMOS Inverter


Remember the P-MOS characteristic.




Let's turn the transistor around and plot I_S instead of I_D .



We assemble this to the CMOS inverter:




Now we shift each terminal by V_D !






Process - integration

Perfect transfer curve



Process - integration

Perfect transfer curve






Transfer curve:

- ☺ Very steep
- ☺ $V_{o\ max} = V_D, V_{o\ min} = 0$
- ☺ Static power consumption = 0

Process - integration


Perfect transfer curve







Transfer curve:

- ☺ Very steep
- ☺ $V_{o\ max} = V_D, V_{o\ min} = 0$
- ☺ Static power consumption = 0





Higher process complexity necessary!







CMOS Concept discovered by $I_{DS} = f(V_{DS})$








CMOS Concept discovered by $I_{DS} = f(V_{DS})$



CMOS Concept discovered by $I_{DS} = f(V_{DS})$




CMOS Concept discovered by $I_{DS} = f(V_{DS})$





Concept of the CMOS Inverter

Input = low

$$V_{DD} = 1.0 \text{ V}$$




$$V_{TN} = -V_{TP} = 0.15 \text{ V}$$





No Current!

Concept of the CMOS Inverter

$$V_{DD} = 1.0 \text{ V}$$




$$V_{TN} = -V_{TP} = 0.15 \text{ V}$$





Concept of the CMOS Inverter

$$V_{DD} = 1.0 \text{ V}$$




$$V_{TN} = -V_{TP} = 0.15 \text{ V}$$






Concept of the CMOS Inverter

$$V_{DD} = 1.0 \text{ V}$$




$$V_{TN} = -V_{TP} = 0.15 \text{ V}$$





Concept of the CMOS Inverter

$$V_{DD} = 1.0 \text{ V}$$




$$V_{TN} = -V_{TP} = 0.15 \text{ V}$$





Concept of the CMOS Inverter

Input = high

$$V_{DD} = 1.0 \text{ V}$$





$$V_{TN} = -V_{TP} = 0.15 \text{ V}$$




No Current!

Ideal: long channel & $I_{D\text{sat}}(N) = I_{D\text{sat}}(P)$





Real: short channel & $I_{D\text{sat}}(N) > I_{D\text{sat}}(P)$






To get closer to ideal, design of FET width $W(P) > W(N)$!

CMOS Complementary MOS (Utilizing NMOS & PMOS) Inverter




CMOS Complementary MOS (Utilizing NMOS & PMOS) Inverter





Aus: Schumiki, Seegerbrecht „Prozeßtechnologie“ Springer 1991




Aus: Schumiki, Seegerbrecht „Prozeßtechnologie“ Springer 1991

Continue →



"HLT_SS20_12.04" 36:28

4.3. CMOS Prozessablauf




Taken from IC Knowledge 2008
http://www.icknowledge.com/misc_technology/Overview%20Post.pdf


4.3. CMOS Prozessablauf

CMOS Inverter:

Epi Wafer-
Dual well-
STI-
SiGate-
LDD (S/D extensions)-
SALICIDE-
SAC-
Dielectric CMP




CMOS wafer after metal 1




Taken from IC Knowledge 2008
<http://www.icknowledge.com/misctechnology/Overview%20Post.pdf>


CMOS Inverter-STI




- Grow thin stress relief SiO_2 layer.
- Deposit Si_3N_4 polish stop layer.
- Apply photoresist and pattern with shallow trench isolation mask.




- Etch Si_3N_4 polish stop layer.
- Etch thin stress relief SiO_2 layer.
- Etch shallow trenches into silicon.
- Strip the photoresist.




- Grow thin SiO_2 layer to round off the trench corners.



- Deposit thick SiO_2 layer to fill the trenches.



- Chemical mechanical planarise the SiO_2 trench fill layer down to the top of the Si_3N_4 polish stop layer.




- Strip off the Si_3N_4 polish stop layer and etch back the trench fill SiO_2 layer.


Shallow trench isolation formation

Taken from IC Knowledge 2008
http://www.icknowledge.com/misc_technology/Overview%20Post.pdf


CMOS Inverter-STI



Taken from IC Knowledge 2008
<http://www.icknowledge.com/misctechnology/Overview%20Post.pdf>



CMOS Inverter-wells




- Apply photoresist and pattern with P-well mask.
- Ion implant P type dopants to create the P-well. Note that the P-well may be created by using multiple sequential implants with different characteristics to create different dopant levels at different depths into the silicon optimizing threshold and punch through voltages.
- Strip the P-well photoresist.
- Apply photoresist and pattern with N-well mask.
- Ion implant N type dopants to create the N-well. Note that the N-well may be created by using multiple sequential implants with different characteristics to create different dopant levels at different depths into the silicon optimizing threshold and punch through voltages.
- Strip the N-well photoresist.
- Rapid thermal anneal the wells.

Well formation


Taken from IC Knowledge 2008
<http://www.icknowledge.com/misctechnology/Overview%20Post.pdf>

CMOS Inverter-wells




CMOS wafer after well formation


Taken from IC Knowledge 2008
<http://www.icknowledge.com/misctechnology/Overview%20Post.pdf>




- Apply photoresist and pattern with P-well mask.



- Ion implant P type dopants to create the P-well. Note that the P-well may be created by using multiple sequential implants with different characteristics to create different dopant levels at different depths into the silicon optimizing threshold and punch through voltages.



- Strip the P-well photoresist.
- Apply photoresist and pattern with N-well mask.




- Ion implant N type dopants to create the N-well. Note that the N-well may be created by using multiple sequential implants with different characteristics to create different dopant levels at different depths into the silicon optimizing threshold and punch through voltages.


- Strip the N-well photoresist.
- Rapid thermal anneal the wells.

Well formation


CMOS Inverter-Si Gate & S/D extensions




- Strip off thin SiO₂.
- Grow sacrificial gate SiO₂ layer and strip back off.
- Grow gate SiO₂ layer.
- Anneal gate SiO₂ in NO to create nitrogen layer.
- Deposit polysilicon.
- Deposit thin Si₃N₄ layer anti reflective layer.



- Apply photoresist and pattern with the gate mask.
- Etch the thin Si₃N₄ anti reflective layer
- Etch the polysilicon and stop on the underlying gate SiO₂.




- Strip the gate photoresist.
- Strip the thin anti reflective Si₃N₄ layer.
- Oxidize the polysilicon.
- Apply photoresist and pattern with the N-extension mask.
- Ion implant the N-extension regions with N




- Strip the gate photoresist.
- Apply photoresist and pattern with the P-extension mask.
- Ion implant the P-extension regions with P-type dopant.

Taken from IC Knowledge 2008
http://www.icknowledge.com/misc_technology/Overview%20Post.pdf

CMOS Inverter-Si Gate & S/D extensions




CMOS wafer after gate and drain extension formation




Taken from IC Knowledge 2008
<http://www.icknowledge.com/misctechnology/Overview%20Post.pdf>

CMOS gate and drain extension formation


CMOS Inverter-S/D formation




- Strip the P-extension photoresist.
- Deposit Si_3N_4 layer.




- Etch back the Si_3N_4 layer using an anisotropic etch process (directional etch). Stop on the underlying SiO_2 layer.



- Apply photoresist and pattern with the N source-drain mask.
- Ion implant the N source-drain regions with N type dopant.




- Strip N source-drain photoresist.
- Apply photoresist and pattern with the P source-drain mask.
- Ion implant the P source-drain regions with N type dopant.




- Strip P source-drain photoresist.
- Rapid thermal anneal the drain extension and drain-source ion implants.

Taken from IC Knowledge 2008
http://www.icknowledge.com/misc_technology/Overview%20Post.pdf

CMOS Inverter-S/D formation




Taken from IC Knowledge 2008
<http://www.icknowledge.com/misctechnology/Overview%20Post.pdf>




CMOS source-drain formation process


CMOS Inverter-SALICIDE & SAC contact etch




- Etch off thin oxide over the source-drains.
- Deposit thin Co metal layer.
- Rapid thermal anneal the metal layer to form CoSi_2 where the metal layer touches Si. No CoSi_2 is formed where the Co contacts SiO_2 or Si_3N_4 .




- Etch off un-reacted Co. The etch is selective removing un-reacted Co and leaving CoSi_2 .
- Rapid thermal anneal CoSi_2 to create low resistance phase. This rapid thermal anneal is performed at a higher temperature than the original anneal.



- Deposit thin Si_3N_4 etch-stop layer.
- Deposit thick SiO_2 layer.





- Chemical mechanical planarization.
- Deposit a thin SiO_2 capping layer.




- Apply photoresist and pattern with the contact mask.
- Etch thick SiO_2 and stop on the Si_3N_4 layer.
- Etch the Si_3N_4 layer.

Taken from IC Knowledge 2008
http://www.icknowledge.com/misc_technology/Overview%20Post.pdf


CMOS Inverter-SALICIDE & SAC contact etch




- Etch off thin oxide over the source-drains.
- Deposit thin Co metal layer.
- Rapid thermal anneal the metal layer to form CoSi_2 where the metal layer touches Si. No CoSi_2 is formed where the Co contacts SiO_2 or Si_3N_4 .




- Etch off un-reacted Co. The etch is selective removing un-reacted Co and leaving CoSi_2 .
- Rapid thermal anneal CoSi_2 to create low resistance phase. This rapid thermal anneal is performed at a higher temperature than the original anneal.



- Deposit thin Si_3N_4 etch-stop layer.
- Deposit thick SiO_2 layer.




- Chemical mechanical planarization.
- Deposit a thin SiO_2 capping layer.




- Apply photoresist and pattern with the contact mask.
- Etch thick SiO_2 and stop on the Si_3N_4 layer.
- Etch the Si_3N_4 layer.

Taken from IC Knowledge 2008
http://www.icknowledge.com/misc_technology/Overview%20Post.pdf


CMOS Inverter- Metal 1




- Strip contact photoresist.
- Deposit thin Ti "glue" layer.
- Deposit thick W "plug" layer.



- Chemical mechanical planarize the W layer.





- Deposit thin Ti "glue" layer.
- Deposit thin TiN "barrier" layer.
- Deposit AlCu interconnect layer 1.
- Deposit thin Ti layer to prevent AlN formation.
- Deposit TiN antireflective layer.




- Apply photoresist and pattern with Metal 1 mask.
- Etch metal stack.
- Strip metal 1 photoresist.

Taken from IC Knowledge 2008
http://www.icknowledge.com/misc_technology/Overview%20Post.pdf


CMOS Inverter- Metal 1




- Strip contact photoresist.
- Deposit thin Ti "glue" layer.
- Deposit thick W "plug" layer.



- Chemical mechanical planarize the W layer.



- Deposit thin Ti "glue" layer.
- Deposit thin TiN "barrier" layer.
- Deposit AlCu interconnect layer 1.
- Deposit thin Ti layer to prevent AlN formation.
- Deposit TiN antireflective layer.




- Apply photoresist and pattern with Metal 1 mask.
- Etch metal stack.
- Strip metal 1 photoresist.


Taken from IC Knowledge 2008
<http://www.icknowledge.com/misctechnology/Overview%20Post.pdf>

CMOS metal 1 process


CMOS Inverter-Metal 2 +




- Deposit thick inter-layer SiO_2 .
- Chemical mechanical planarise SiO_2 layer.
- Deposit thin SiO_2 "capping" layer.



- Apply photoresist and pattern with Via 1 mask.
- Etch interlevel SiO_2 layer.




- Strip the Via 1 photoresist.
- Deposit thin Ti "glue" layer.
- Deposit thick W "Via" fill layer.
- Chemical mechanical planarise the W layer.



- Deposit thin Ti "glue" layer.
- Deposit thin TiN "barrier" layer.
- Deposit AlCu interconnect layer 1.
- Deposit thin Ti layer to prevent AlN formation.
- Deposit TiN antireflective layer.
- Apply photoresist and pattern with metal 2 mask.
- Etch metal stack.
- Strip metal 2 photoresist.


CMOS metal 2 process

CMOS Inverter-Metal 2 +




CMOS wafer with six levels of metal


Metal 6
Metal 5
Metal 4
Metal 3
Metal 2
Metal 1




- Deposit thick inter-layer SiO_2 .
- Chemical mechanical planarise SiO_2 layer.
- Deposit thin SiO_2 "capping" layer.



- Apply photoresist and pattern with Via 1 mask.
- Etch interlevel SiO_2 layer.




- Strip the Via 1 photoresist.
- Deposit thin Ti "glue" layer.
- Deposit thick W "Via" fill layer.
- Chemical mechanical planarise the W layer.



- Deposit thin Ti "glue" layer.
- Deposit thin TiN "barrier" layer.
- Deposit AlCu interconnect layer 1.
- Deposit thin Ti layer to prevent AlN formation.
- Deposit TiN antireflective layer.
- Apply photoresist and pattern with metal 2 mask.
- Etch metal stack.
- Strip metal 2 photoresist.

CMOS metal 2 process


CMOS Inverter-Metal 2 +




CMOS wafer with six levels of metal

**In this scheme:
Metal is etched and Oxide is polished!**


Metal 6
Metal 5
Metal 4
Metal 3
Metal 2
Metal 1




- Deposit thick inter-layer SiO_2 .
- Chemical mechanical planarise SiO_2 layer.
- Deposit thin SiO_2 "capping" layer.



- Apply photoresist and pattern with Via 1 mask.
- Etch interlevel SiO_2 layer.




- Strip the Via 1 photoresist.
- Deposit thin Ti "glue" layer.
- Deposit thick W "Via" fill layer.
- Chemical mechanical planarise the W layer.



- Deposit thin Ti "glue" layer.
- Deposit thin TiN "barrier" layer.
- Deposit AlCu interconnect layer 1.
- Deposit thin Ti layer to prevent AlN formation.
- Deposit TiN antireflective layer.
- Apply photoresist and pattern with metal 2 mask.
- Etch metal stack.
- Strip metal 2 photoresist.

CMOS metal 2 process

Alternative Metallization Scheme



- Deposit SiO_2 layer
- Apply photoresist and pattern
- Etch photoresist pattern into the SiO_2 layer.
- Deposit metal layer
- Planarize the metal flat with the SiO_2


Damascene process

Taken from IC Knowledge 2008
http://www.icknowledge.com/misc_technology/Overview%20Post.pdf


Alternative Metallization Scheme




- Deposit SiO_2 interlayer
- Deposit Si_3N_4 etch stop layer
- Deposit SiO_2 interconnect layer




- Apply photoresist and pattern with the via mask
- Etch SiO_2 , stop on the Si_3N_4
- Etch Si_3N_4



- Apply photoresist and pattern with the metal mask
- Etch SiO_2 , stop on the Si_3N_4 , this etch etches the metal area and completes the via etch simultaneously.




- Sputter deposit TaN barrier layer
- Sputter deposit Cu "seed" layer
- Electroplate Cu to fill via and metal opening.



- CMP planarize the metal layer



Copper dual damascene process

Taken from IC Knowledge 2008
http://www.icknowledge.com/misc_technology/Overview%20Post.pdf



Example for a logic circuit: CMOS Adder


Integrated Circuit of a Logic Adder



Outline

- 0. Introduction/ Lab organization/DMA /SCT1/Motivation
- 1. Process integration
 - 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behavior
- 2. Circuits in Metal-Gate FET Technology
 - 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transitors
 - 4.Process sequence of the N-MOS E/D Process
- 3. Self aligned Process
 - 1.Metal Gate → Si Gate
 - 2. Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 - 5. Self Aligned Contacts (SAC)
 - 6. Resist trimming
- 4.Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
- 5. Further Considerations
 - 1.Scaling
 - 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts

SC-
Basics



»Wissen schafft Brücken.«