

The hyperlinks to the video streams in this virtual lecture are marked by the <u>Video Campus Sachsen Logo</u>. To watch them you <u>need to be logged</u> on at the host: <u>VCS</u>. Please click on: <u>https://videocampus.sachsen.de/login</u> <u>select TU-Dresden</u> in the selection mask and than logon with the same ID and password as you use for OPAL or ZIH. Stay logged on as long as you work with the lecture slides.

# Lecture SCT2 - Process Integration

## 13. Web-based virtual Lecture: July 15 2021 Prof. Dr. Johann W. Bartha

Inst. f. Halbleiter und Mikrosystemtechnik Technische Universität Dresden

Summer Semester 2021





"SCT\_SS21\_13.1" 09:11



This document including the contained video streams is only available to students of the lecture "Semiconductor Technology 2" at TU-Dresden. It must not be copied and published outside of TUD! It is intended for TUD internal use only!



Page: 3 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!

http://www.computerhistory.org/siliconengine/timeline/



# 5. Further considerations

•3 nm - ~2022

		MOSFET scaling
<u>Semiconductor</u> <u>device</u> <u>fabrication</u>	<u>Half-nodes</u> <u>Density</u> <u>CMOS</u> <u>Device (multi-gate)</u> <u>Moore's law</u> <u>Semiconductor</u> <u>Nanoelectronics</u>	(process nodes) $(process nodes)$ $(proces nodes)$ $(process nodes)$ $(process nodes)$ $(process no$
Id-Vg Characteristics	3D electron density for Vd=0.6	• <u>250 nm</u> – 1996 •180 nm – 1999
1E-5 1E-6 1E-7 1E-8 1E-9 1E-10 1E-10 1E-11 1E-12 1E-13 1E-14		$\begin{array}{r} 130 \text{ nm} - 2001 \\ \hline 90 \text{ nm} - 2003 \\ \hline 65 \text{ nm} - 2005 \\ \hline 45 \text{ nm} - 2007 \\ \hline 32 \text{ nm} - 2009 \\ \hline 22 \text{ nm} - 2012 \\ \hline 14 \text{ nm} - 2014 \\ \hline 10 \text{ nm} - 2016 \\ \hline 7 \text{ nm} - 2018 \end{array}$
0 0.2 0.4 0.6 Vg (V)	electron density for $= 1-Vd=0.6V-Vg=0V$	•Future <u>5 nm</u> – ~2020

Page: 4 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



https://www.intel.com/content/dam/www/public/us/en/documents/pdf/foundry/mark-bohr-2014-idf-presentation.pdf

**Intel Scaling Trend** 



Page: 5 L13 © J. W. Bartha 2021 TUD



https://www.intel.com/content/dam/www/public/us/en/documents/pdf/foundry/mark-bohr-2014-idf-presentation.pdf

**Intel Scaling Trend** 







#### Small transistors switch faster!



Table II—Scaling Factor	
Scaling Factor	S>1
Lateral Dimensions	L→L/S Z→Z/S
Vertical Dimensions	$\begin{array}{c} T_{ox} \rightarrow T_{ox}/S \\ X_{i} \rightarrow X_{i}/S \end{array}$
Supply Voltage	$V_{\rm DD} \rightarrow V_{\rm DD}/S$
Substrate Doping Concentration	$N_A \rightarrow SN_A$

### Robert H. Dennard, IBM 1974

Dammerk, IBM 17Gall 605	_
CONTRACTOR AND A REAL PROPERTY OF A DESCRIPTION OF A	
	- AG 11
	1.0
CONTRACTOR AND	THE SEC.
CONTRACTOR OF A DESCRIPTION OF A DESCRIP	1000
	No.
	1000
COLORA DE LA COL	
	CONTRACTOR OF
	1.0
	10 C
	and the second second
	100
INDEXA CONTRACTOR STREET	1000
	P A COLOR
	15000
	ALC: NOT
	and the second
CONTRACTOR OF THE OWNER O	1000
CONTRACTOR OF A DESCRIPTION OF A DESCRIP	
DEPENDENT OF A STREET OF A STREET OF A STREET	
and the second	ALC: NO
THE PROPERTY AND A DESCRIPTION OF	ALC: NOT THE OWNER.
COLORIS CONTRACTOR CONTRACTOR	100
A CONTRACTOR OF A CONTRACTOR OF A	10001
ID A STATE OF A STATE	
A REAL PROPERTY AND A REAL	
A DESCRIPTION OF A DESC	These sectors
And the state of the	and the second
	and the second
the second se	

#### Table III—MOSFET Device Scaling for Constant Field

1/S
1/S
1/S <sup>2</sup>
1
S <sup>2</sup>
1/S <sup>3</sup>























# Emerging MOSFET with 6nm channel



Fig.17: SEM cross-section of ultra-thin silicon channel pFETs with 6nm and 12nm gate lengths

IBM 2002

IEDM 2002

- -SOI Substrate
- Gate Dielectric nitride/oxide
- 248 nm Litho
- Epi raised Source/Drain



Fig.18: Ids-Vgs characteristic of a 6nm pFET



Fig.19: Ids-Vds characteristic of a 6nm pFET



# Emerging MOSFET with 6nm channel



Fig.17: SEM cross-section of ultra-thin silicon channel pFETs with 6nm and 12nm gate lengths

IBM 2002

IEDM 2002

- -SOI Substrate
- Gate Dielectric nitride/oxide
- 248 nm Litho
- Epi raised Source/Drain



Fig.18: Ids-Vgs characteristic of a 6nm pFET



Fig.19: Ids-Vds characteristic of a 6nm pFET

IBM at IEDM 2002



# Emerging MOSFET with 6nm channel



mental lolo Vds=-1.2V 1E-4 (Land 1E-5) 1E-6 spi EOT=1.2nm Lgate=6nm Te=4-8nm 1E-7 1E-8 Vds=-0.05V 1E-9-0.0 0.5 -1.5 -1.0 -0.5 Vas (V)

Fig.18: Ids-Vgs characteristic of a 6nm pFET

Fig.17: SEM cross-section of ultra-thin silicon channel pFETs with 6nm and 12nm gate lengths

IBM 2002

IEDM 2002

- -SOI Substrate
- Gate Dielectric nitride/oxide
- 248 nm Litho
- Epi raised Source/Drain

Limits to Binary Logic Switch Scaling—A Gedanken Model

VICTOR V. ZIMENOV, RALPH K. CAVIN. III ITLIOW HTH. JAMES A. HUTCHEV. ST900 MEMBER HTH. AND GDORGE I. BOUMANOFT, MEMBER HTT

Insted Poper





#### IBM at IEDM 2002



# <u>Classical scaling hits limits:</u>

- Leakage current (S/D and Gate/Body)
- Variability of process parameters
- Thermal management
- Interconnects limit switching speed
- ... and much more



Active Power scales with frequency  $P_{active} = \alpha C f V^2$ 

Passive Power scales with the leakage current per transistor times # of transistors





#### Sub threshold current slope depends only on temperature (Nothing you can do, at its best it is fixed to 60 mV/dec)



Low  $V_{dd}$  means low  $I_{on}/I_{off}$  ratio!



# Short channel effects:

Drain induced barrier lowering DIBL



- Electrons have to overcome potential barrier to enter the channel
- Ideal: Potential barrier is only controlled by gate voltage















## Drain induced barrier lowering: DIBL



![](_page_23_Picture_0.jpeg)

## Drain induced barrier lowering: DIBL

![](_page_23_Figure_2.jpeg)

![](_page_24_Picture_0.jpeg)

## Drain induced barrier lowering: DIBL

![](_page_24_Figure_2.jpeg)

![](_page_25_Picture_0.jpeg)

![](_page_25_Figure_1.jpeg)

![](_page_26_Picture_0.jpeg)

![](_page_26_Figure_1.jpeg)

![](_page_26_Figure_2.jpeg)

Page: 27 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!

![](_page_27_Picture_0.jpeg)

![](_page_27_Figure_1.jpeg)

https://nanohub.org/resources/18348/download/NikonovBeyondCMOS\_1\_scaling.pdf

![](_page_28_Picture_0.jpeg)

![](_page_28_Figure_1.jpeg)

https://nanohub.org/resources/18348/download/NikonovBeyondCMOS\_1\_scaling.pdf

![](_page_29_Picture_0.jpeg)

### Short channel effects: Drain induced barrier lowering DIBL and roll-off

Leff

![](_page_29_Figure_2.jpeg)

- At short channel transistors potential barrier is also affected by drain voltage
- → If V<sub>ds</sub> = V<sub>DD</sub> Transistors can start to conduct even if V<sub>gs</sub> < V<sub>th</sub>

![](_page_29_Figure_5.jpeg)

Page: 30 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!

![](_page_30_Picture_0.jpeg)

### Short channel effects: Drain induced barrier lowering DIBL and roll-off

![](_page_30_Figure_2.jpeg)

- At short channel transistors potential barrier is also affected by drain voltage
- → If V<sub>ds</sub> = V<sub>DD</sub> Transistors can start to conduct even if V<sub>gs</sub> < V<sub>th</sub>

![](_page_30_Picture_5.jpeg)

#### =>

Keep the dimension of the space charge around the drain in the body as short as possible!

Leff

![](_page_31_Picture_0.jpeg)

### Short channel effects: Action 1: Shallow junction

![](_page_31_Figure_2.jpeg)

![](_page_31_Figure_3.jpeg)

#### External resistance

![](_page_32_Picture_0.jpeg)

![](_page_32_Figure_2.jpeg)

Required are Super Steep Doping Profiles to confine the cannel and drain depletion zones

```
Accuracy of ImplantationAdvanced Healing and Activation
```

![](_page_33_Picture_0.jpeg)

### Short channel effects: Action 2: Retrograde doping of a sub 0.18 μm MOSFET

![](_page_33_Figure_2.jpeg)

Required are Super Steep Doping Profiles to confine the cannel and drain depletion zones

Accuracy of ImplantationAdvanced Healing and Activation

![](_page_33_Figure_5.jpeg)

![](_page_34_Picture_0.jpeg)

### Short channel effects: Action 3: Halo Implant

- Halo Implants
  - High doped regions near source and drain areas
  - Reduced Drain Induced Barrier Lowering

Taken from F. Sill Micro transductors 08

![](_page_34_Figure_6.jpeg)

![](_page_35_Picture_0.jpeg)

### Short channel effects: Action 3: Halo Implant

- Halo Implants
  - High doped regions near source and drain areas
  - Reduced Drain Induced Barrier Lowering

Taken from F. Sill Micro transductors 08

![](_page_35_Figure_5.jpeg)

![](_page_35_Figure_6.jpeg)




Fig. 5. Cross-section of an advanced MOSFET.

TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS Vol. 11, No. 3, pp. 93-105, June 25, 2010



pł55N: 1229-7607 el55N: 2092-7592 DOI: 10.4311/TEM.2010.11.3.093

#### Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics

Yong-Bin Kim<sup>1</sup> Department of Electrical and Computer Engineering, Northeastern University, Boston, MA 02115, USA

Received April 26, 2010; Accepted May 3, 2010

Page: 37 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!





Fig. 5. Cross-section of an advanced MOSFET.

TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS Vol. 11, No. 3, pp. 93-105, June 25, 2010

Confinement of the space charge by Retrograde Well plus Halo



Page: 38 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



pl55N: 1229-7607\_el55N: 2092-7592 DOI: 10.4313/TEEM.2010.11.3.093

#### Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics

Yong-Bin Kim<sup>1</sup> Department of Electrical and Computer Engineering, Northeastern University: Boston, MA 02115, USA

Received April 26, 2010; Accepted May 3, 2010



## SOI = Silicon on insulator





Fig. 5. Cross-section of an advanced MOSFET.



## SOI = Silicon on insulator







## SOI = Silicon on insulator



Continue

"SCT 5520 13.03" 30:45











## Gate dielectric and leakage



Robert H. Dennard, IBM 1974

Table II—Scaling Factor	
Scaling Factor	S>1
Lateral Dimensions	L→L/S Z→Z/S
Vertical Dimensions	$ \begin{array}{c} T_{ox} \rightarrow T_{ox}/S \\ X_{i} \rightarrow X_{i}/S \end{array} $
Supply Voltage	$V_{\rm DD} \rightarrow V_{\rm DD}/S$
Substrate Doping Concentration	$N_A \rightarrow SN_A$





## Gate dielectric and leakage



Robert H. Dennard, IBM 1974





#### TECHNISCHE UNIVERSITAT Result of scaling: Tunnel Current



The tunnel probability depends strongly on the physical width of the barrier!

How to proceed scaling?!



Taken from F. Sill Micro transductors 08

# UNIVERSITAT Result of scaling: Tunnel Current



Page: 47 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!

Taken from F. Sill Micro transductors 08









### 5.1.2. Material equivalent scaling













the  $SiO_2$ 

called SION

gate ox







#### Initial step to raise k was to







### Initial step to raise k

 $Si_3N_4$  into

the  $SiO_2$ 

gate ox

was to



Today  $HfO_2$  is established as common High-k dielectric for MOSFETs k<sub>Hf02</sub> ~ 20





Equivalent Oxide Thickness: EOT = (3,9/20) 6,1 nm = 1,2 nm



- Reverse bias pn junction conduction Ipn
- Gate induced drain leakage IGIDL
- Drain source punchthrough I<sub>PT</sub>
- Hot carrier injection I<sub>HCI</sub>



















Page: 58 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!





Page: 59 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!





Page: 60 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!





Page: 61 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!

TECHNISCHE

UNIVERSITÄT DRESDEN





rechnische



### Motivation for HKMG - Gate Stack



High-k/Metal Gate (HKMG) reduces gate leakage by multiple orders of magnitude Allows further shrink and subsequently more  $I_{on}$  at a given  $I_{off}$ Gives more space between the metal/poly gate and the contact Reduces power consumption. Can be combined with known stressors, like eSiGe and DSL



### Initial High-K/Metal Gate @ AMD Dresden



<u>GF\* integration</u> uses HKMG (including High K, Wf material, metal gate and poly) done in the FEoL. The materials see multiple high-temperature processes.
It is a kind of straight replacement of the SiON/poly by Hik/metal
30% improvements in CMOS DC performance

\*Gate First



#### Alternative concept: Replacement Gate (RG)



HiK RG Transistor processed in Fab36

<u>RG integration</u> does the HiK/barrier/poly in the FEoL however it replaces the poly by metal fill and polish in the MoL

This material sees only low-temperature processes

New process steps are necessary to remove the poly and refill the gate cavities with several metals

Enhances stress effects



```
Challenges associated with sub100nm scaling:
```

Short channel effects

DIBL Shallow junction Retrograde well Halo Implant SOI Leakage +  $I_{on}/I_{off}$ High-k and Metal Gate

Page: 66 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



```
Challenges associated with sub100nm scaling:
Short channel effects
      DIBL
             Shallow junction
             Retrograde well
             Halo Implant
             SOI
      Leakage + I_{on}/I_{off}
             High-k and Metal Gate
```





 $I_{Dsat} = \frac{\mu \varepsilon_0 \varepsilon_r}{2d_{or}} \frac{W}{L} (V_G - V_T)^2$ 

### "Strained Silicon":

Significant gain in charge carrier mobility by application of 2D lattice strain. Compressive enhances hole mobility, Tensile enhances electron mobility!

IBM 5/2001







#### Local strain: Stressed Liner Films (Mechanical stress)

#### H.S. Yang, Horstmann et al., Proc. IEDM 2004 Tensile (NMOS) and Compressive (PMOS) PECVD SIN films



#### Dual Stressed Liner process: <u>simultaneous</u> improvement of NMOS and PMOS by tensile and compressive stressed overlayer films

Taken from Horstmann DMA 2008

ECHNISCHE

DRESDE



## Dual Stressed Liner: Process flow



Taken from Horstmann DMA 2008



#### **DSL: X-Sectional Overview**



Taken from Horstmann DMA 2008



### **DSL: NMOS DC Performance**



The NMOS and PMOS universal curves (Idsat vs Ioff) depends strongly on the tensile and compressive stress, respectively

Taken from Horstmann DMA 2008






#### Local strain: embedded SiGe (lattice stress)



Taken from Horstmann DMA 2008



## Embedded SiGe for PMOS





## Embedded SiGe for PMOS



Page: 76 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!



I have the permission to show the following slides in the class. However please understand that due to copyrights I am not allowed to hand out the slides.

#### The Logic Manufacturing Process Flow

Ernest Levine- Prof.-College of Nanoscale Science and Engineering, University at Albany---

\*Format obtained from presentation by Conrad Sorenson of Prax Air. Modifications in Power Point done by Jobert Van Eisden. Build sequence represents a typical build of any no of different manufacturers at 90 nm node or smaller.







	0 Introduction/Lab organization/DMA/SCT1/Motivation	SC-
	1 Process integration	<b>.</b> .
_	1 MOS Structure MOS Capacitor	Basics
	2 Structure of a MOSEET	
	3 T/V behavior	
	2 Circuits in Metal-Gate FET Technology	
	1 Process sequence of N-MOSEET in Metal Gate	
	2 From inverter to memory cell	
	3 SRAM in NMOS Metal Gate	
	4. The threshold voltage of the MOSFFT	
	1 Parasitic FFT	
	2.Enhancement/Depletion Transistor	
	3.N-MOS Logic by E/D Transitors	
	4. Process sequence of the N-MOS E/D Process	
	3. Self aligned Process	
	1.Metal Gate -> Si Gate	
	2. Channel-Stop & LOCOS Technology	
	1.Example: Process flow of E/D SiGate LOCOS Inverter	•
	2.LOCOS Variation	
	3.Shallow Trench Isolation	
	3.Lightly doped drain	
	4.SALICIDE	
	5. Self Aligned Contacts (SAC)	
	6. Resist trimming	
	4. Transition to CMOS Technology	
	1.MOS Transistor Types	
	2.CMOS Inverter	
	1. Consideration NMOS E/D Inverter	
	2. Comparison CMUS Inverter	
	5. Eurthen Considerations	
	J. Further considerations	
	1. Challenear	
	1. Chullenges 2 Material Equivalent Scaling	
	3 Further Concepts	

http://www.computerhistory.org/siliconengine/timeline/





# »Wissen schafft Brücken.«

Page: 79 L13 © J. W. Bartha 2021 TUD INTERNAL USE ONLY!