

# Lecture SCT2 - Process Integration

14. Web-based virtual Lecture: July 22 2021  
Prof. Dr. Johann W. Bartha

Inst. f. Halbleiter und Mikrosystemtechnik  
Technische Universität Dresden

Summer Semester 2021

Start lecture here



"SCT\_SS21\_14.1" 1:02:49

This document including the contained video streams is only available to students of the lecture „Semiconductor Technology 2“ at TU-Dresden.

It must not be copied and published outside of TUD!

It is intended for  
TUD internal use only!


## Review:

- SCT Basics
- MOS-Cap-CV
- MOS-FET (N-FET enh.)
- Al-Gate FET
- SRAM product (E/E)
- $V_T$  adjust => Depl.
- E/D Logic
- Self aligned process
- ~180 nm CMOS Process
- Further Scaling


## Today: Further Concepts and summary

0. Introduction/ Lab organization/DMA /SCT1/Motivation
1. Process integration
  1. MOS Structure, MOS Capacitor
  2. Structure of a MOSFET
  3. I/V behavior
2. Circuits in Metal-Gate FET Technology
  1. Process sequence of N-MOSFET in Metal Gate
  2. From inverter to memory cell
  3. SRAM in NMOS Metal Gate
  4. The threshold voltage of the MOSFET
    1. Parasitic FET
    2. Enhancement/Depletion Transistor
    3. N-MOS Logic by E/D Transistors
    4. Process sequence of the N-MOS E/D Process
3. Self aligned Process
  1. Metal Gate -> Si Gate
  2. Channel-Stop & LOCOS Technology
    1. Example: Process flow of E/D SiGate LOCOS Inverter
    2. LOCOS Variation
    3. Shallow Trench Isolation
  3. Lightly doped drain
  4. SALICIDE
  5. Self Aligned Contacts (SAC)
  6. Resist trimming
4. Transition to CMOS Technology
  1. MOS Transistor Types
  2. CMOS Inverter
    1. Consideration NMOS E/D Inverter
    2. Comparison CMOS Inverter
  3. CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
  1. Scaling
    1. Challenges
    2. Material Equivalent Scaling
    3. Further Concepts










Self alignment  
Al-gate > ST-gate  
FOX > LOCOS > STI  
LDD ~ source drain ext.  
Polycide > Salicide  
SAC & Resist TRM




$$I_D = \frac{\mu_n C_{ox}}{2L} \frac{W}{L} [(V_G - V_T)V_D - \frac{1}{2}V_D^2]$$


$$I_{D,sat} = \frac{\mu_n C_{ox}}{2L} \frac{W}{L} (V_G - V_T)^2$$

Shrinking!  
Transfer




$$V_T = \frac{q\phi_{ox}}{e} \sqrt{2\epsilon_{si}} \sqrt{qN_A(2\phi_F + V_{SB})} + 2\phi_F - \frac{Q_{ox}}{C_{ox}} + \frac{\Delta W_F}{e}$$







AL-Gate  
Fieldox




AL-Gate  
LOCOS



Al-Gate  
Fieldox








Al-Gate  
LOCOS





Poly-Si Gate










AL-Gate  
Fieldox





AL-Gate  
LOCOS









AL-Gate  
Fieldox





AL-Gate  
LOCOS










AL-Gate  
Fieldox




AL-Gate  
LOCOS









Al-Gate  
Fieldox




POLY LDD




Al-Gate  
LOCOS



STI




Poly-Si Gate




GF HKMG




RG HKMG




POLY LDD























Continue   
 "SCT\_SS20\_14.02" 38:14






# Further scaling approaches







# 3 basic types of double gate FET's






IBM JRD

# Horizontal Double Gate MOSFET






Form a tunnel by wet etch of dummy layer




Grow selective epitaxial Si from one side of the tunnel

Remove nitride mold




Wong, Chan & Taur, IBM 1997

Vertical structure:  
Definition of the  
Gate length via the  
thickness of an  
epitaxial layer




L. Risch, Infineon 96



Vertical Replacement-Gate  
(VRG) MOSFET

J.M. Hergenrother et al., Bell Labs, Lucent Techn.  
IEDM 99

# FinFET double-gate Transistor






$$I_D = \frac{\mu \epsilon_0 \epsilon_r}{2d_{ox}} \frac{W}{L} (V_G - V_T)^2$$




$$I_D = \frac{\mu \epsilon_0 \epsilon_r}{2d_{ox}} \frac{W}{L} (V_G - V_T)^2$$




$$I_D = \frac{\mu \epsilon_0 \epsilon_r}{2d_{ox}} \frac{W}{L} (V_G - V_T)^2$$

Significantly  
 less floor space  
 and  
 much better  
 electrostatic  
 control of the  
 body



$$I_D = \frac{\mu \epsilon_0 \epsilon_r}{2d_{ox}} \frac{W}{L} (V_G - V_T)^2$$


Significantly  
less floor space  
and  
much better  
electrostatic  
control of the  
body



### “Equivalent Scaling Process Technologies Timing”

New for 2009

[PIDS/FEP – “Simplified Transistor Roadmap”] - [Examples of “Equivalent Scaling” from ITRS PIDS/FEP TWGs (ENIAC Graphic)]




Source: 2009 ITRS - Exec. Summary Fig 7c  
 [Orig. Source: ITRS, European Nanoelectronics Initiative Advisory Council] (ENIAC)

MuGFET = Multiple gate FET  
 MuCFET = Multiple channel FET

### “Equivalent Scaling Process Technologies Timing”

New for 2009

[PIDS/FEP – “Simplified Transistor Roadmap”] - [Examples of “Equivalent Scaling” from ITRS PIDS/FEP TWGs (ENIAC Graphic)]



Source: 2009 ITRS - Exec. Summary, Fig 7c  
 [Orig. Source: ITRS, European Electronics Initiative Advisory Council] (ENIAC)



MuGFET = Multiple gate FET  
 MuCFET = Multiple channel FET



The New York Times


May 5, 2011

## New Transistor Grows in the Third Dimension

The new Intel transistor provides higher performance by increasing the conductive area between the source and drain regions of the chip, allowing more current to flow through.


### TRADITIONAL TRANSISTOR

Planar **conductive area**




### NEW INTEL TRANSISTOR

Conductive area is expanded on **three sides of a raised fin**




Traditional planar transistor




Source: Intel

Intel Tri-Gate transistor






THE NEW YORK TIMES

The new transistor with its raised **fin** requires a smaller footprint, allowing more of them to fit in a computer chip. The new design can also reduce power consumption, yielding better battery life on devices.




P FinFET 03:47







## PMOS





## NMOS





# NMOS





## PMOS



# NMOS









## Samsung has created its first 3nm GAAFET prototypes - Transistors beyond FinFET

Should TSMC be worried?



Published: 4th January 2020 | Source: Maeil Economy - Via Tom's Hardware | Author: Mark Campbell






## Samsung has created its first 3nm GAAFET prototypes - Transistors beyond FinFET

Should TSMC be worried?

[Facebook](#) [Twitter](#) [Reddit](#) [WhatsApp](#) [Email](#)

Published: 4th January 2020 | Source: Maeil Economy - Via Tom's Hardware | Author: Mark Campbell


# What's next?



From Fin  
via Gate all around  
to Nanowires resp.  
Nanosheets

Gate-All-Around  
PFET

COVENTOR  
A Lam Research Company



**Samsung has created its first 3nm GAAFET prototypes - Transistors beyond FinFET**


Should TSMC be worried?

[Facebook](#) [Twitter](#) [Reddit](#) [WhatsApp](#) [Email](#)


Published: 4th January 2020 | Source: Mael Economy - Via Tom's Hardware | Author: Mark Campbell



# What's next?



From Fin  
 via Gate all around  
 to Nanowires resp.  
 Nanosheets





**Samsung has created its first 3nm GAAFET prototypes - Transistors**

Should TSMC be worried?




Published: 4th January 2020 | Source: Maeil Economy - Via Tom's Hardware | Author: Mark Campbell





FDSOI 8:07






FDSOI 8:07







FDSOI 8:07



## Chaper 5 - Summary: FEOL Scaling & Limits

- Sub threshold slope does not scale
  - Degrades  $I_{on} / I_{off}$
- DIBL = Drain induced Barrier Lowering
  - Shallow Junctions
  - Retrograde Wells
  - Halo Implants
  - SOI = Silicon on Insulator -> FDSOI
  - or FinFET resp. GAA FET
- Gate Leakage
  - High k Dielectrics
  - Poly Depletion > Metal Gate
- Mobility Engineering
  - Stress Layers
  - SiGe FETS
- $V_t$  Variability -> Intrinsic Si in FD FETs

## Chaper 5 - Summary: FEOL Scaling & Limits

- Sub threshold slope does not scale
  - Degrades  $I_{on} / I_{off}$
- DIBL = Drain induced Barrier Lowering
  - Shallow Junctions
  - Retrograde Wells
  - Halo Implants
  - SOI = Silicon on Insulator -> FDSOI
  - or FinFET resp. GAA FET
- Gate Leakage
  - High k Dielectrics
  - Poly Depletion > Metal Gate
- Mobility Engineering
  - Stress Layers
  - SiGe FETS
- $V_t$  Variability -> Intrinsic Si in FD FETs


Continue 

"SCT\_SS21\_14.03" 18:22




0. Introduction/ Lab organization/DMA /SCT1/Motivation
1. Process integration
  - 1.MOS Structure, MOS Capacitor
  - 2.Structure of a MOSFET
  - 3.I/V behavior
2. Circuits in Metal-Gate FET Technology
  - 1.Process sequence of N-MOSFET in Metal Gate
  - 2.From inverter to memory cell
  - 3.SRAM in NMOS Metal Gate
  - 4.The threshold voltage of the MOSFET
    - 1.Parasitic FET
    - 2.Enhancement/Depletion Transistor
    - 3.N-MOS Logic by E/D Transistors
    - 4.Process sequence of the N-MOS E/D Process
3. Self aligned Process
  - 1.Metal Gate -> Si Gate
  2. Channel-Stop & LOCOS Technology
    - 1.Example: Process flow of E/D SiGate LOCOS Inverter
    - 2.LOCOS Variation
    - 3.Shallow Trench Isolation
  - 3.Lightly doped drain
  - 4.SALICIDE
  5. Self Aligned Contacts (SAC)
  6. Resist trimming
- 4.Transition to CMOS Technology
  - 1.MOS Transistor Types
  - 2.CMOS Inverter
    - 1.Consideration NMOS E/D Inverter
    - 2.Comparison CMOS Inverter
  - 3.CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
  1. Scaling
    1. Challenges
    - 2.Material Equivalent Scaling
    - 3.Further Concepts





Future 14:29



#Transistors #Moore #Quantum

The World After Silicon - From Vacuum Tubes to QUANTUM

Thank you very much for your attention!

All the very best for the upcoming  
exams!

Thank you very much for your attention!

All the very best for the upcoming  
exams!

Relaxing vacation!





**»Wissen schafft Brücken.«**