

The hyperlinks to the video streams in this virtual lecture are marked by the Video Campus Sachsen Logo. To watch them you need to be logged on at the host: VCS. Please click on: <https://videocampus.sachsen.de/login> select TU-Dresden in the selection mask and than logon with the same ID and password as you use for OPAL or ZIH. Stay logged on as long as you work with the lecture slides.

Lecture SCT2 - Process Integration

14. Web-based virtual Lecture: July 22 2021
Prof. Dr. Johann W. Bartha

Inst. f. Halbleiter und Mikrosystemtechnik
Technische Universität Dresden

Summer Semester 2021

Start lecture here



"SCT_SS21_14.1" 1:02:49

This document including the contained video streams is only available to students of the lecture „Semiconductor Technology 2“ at TU-Dresden.

It must not be copied and published outside of TUD!

It is intended for
TUD internal use only!

Outline


Review:


- **SCT Basics**
- **MOS-Cap-CV**
- **MOS-FET (N-FET enh.)**
- **Al-Gate FET**
- **SRAM product (E/E)**
- V_T adjust => Depl.
- **E/D Logic**
- **Self aligned process**
- **~180 nm CMOS Process**
- **Further Scaling**


Today: Further Concepts and summary


**SC-
Basics**


0. Introduction/ Lab organization/DMA /SCT1/Motivation
1. Process integration
 - 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behavior
2. Circuits in Metal-Gate FET Technology
 - 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transitors
 - 4.Process sequence of the N-MOS E/D Process
3. Self aligned Process
 - 1.Metal Gate -> Si Gate
 2. Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
4. Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
 - 1.Scaling
 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts


















AL-Gate
Fieldox




AL-Gate
LOCOS




Poly-Si Gate




Polycide LDD




AL-Gate
Fieldox




AL-Gate
LOCOS




SALICIDE LDD










STI











Poly-Si Gate





Polycide LDD

























Continue →
"SCT_SS20_14.02" 38:14








Further scaling approaches






*AL-Gate
Fieldox*






*AL-Gate
LOCOS*



FDSOI 08:07




3 basic types of double gate FET's





IBM JRD

Horizontal Double Gate MOSFET



Vertical structure:
Definition of the
Gate length via the
thickness of an
epitaxial layer




Vertical Replacement-Gate (VRG) MOSFET

J.M. Hergenrother et al., Bell Labs, Lucent Techn.
IEDM 99

L. Risch, Infineon 96

FinFET double-gate Transistor




Benefits of FinFET

$$I_D = \frac{\mu \epsilon_0 \epsilon_r}{2d_{ox}} \frac{W}{L} (V_G - V_T)^2$$



Benefits of FinFET

$$I_D = \frac{\mu \epsilon_0 \epsilon_r}{2d_{ox}} \frac{W}{L} (V_G - V_T)^2$$




Floor space:
540 units²

Benefits of FinFET

$$I_D = \frac{\mu \epsilon_0 \epsilon_r}{2d_{ox}} \frac{W}{L} (V_G - V_T)^2$$

Significantly less floor space and much better electrostatic control of the body




Floor space:
100 units²

Benefits of FinFET

$$I_D = \frac{\mu \epsilon_0 \epsilon_r}{2d_{ox}} \frac{W}{L} (V_G - V_T)^2$$


Significantly less floor space and much better electrostatic control of the body



“Equivalent Scaling Process Technologies Timing”

New for 2009

[PIDS/FEP – “Simplified Transistor Roadmap”] • [Examples of “Equivalent Scaling” from ITRS PIDS/FEP TWGs (ENIAC Graphic)]




Source: 2009 ITRS - Exec. Summary Fig 7c
 [Orig. Source: ITRS, European Nanoelectronics Initiative Advisory Council] (ENIAC)

MuGFET = Multiple gate FET
MuCFET = Multiple channel FET

“Equivalent Scaling Process Technologies Timing”

New for 2009

[PIDS/FEP – “Simplified Transistor Roadmap”] • [Examples of “Equivalent Scaling” from ITRS PIDS/FEP TWGs (ENIAC Graphic)]



Source: 2009 ITRS - Exec. Summary Fig 7c
 [Orig. Source: ITRS, European Electronics Initiative Advisory Council] (ENIAC)

2009

MuGFET = Multiple gate FET
MuCFET = Multiple channel FET

The New York Times


May 5, 2011

New Transistor Grows in the Third Dimension

The new Intel transistor provides higher performance by increasing the conductive area between the source and drain regions of the chip, allowing more current to flow through.


TRADITIONAL TRANSISTOR

Planar conductive area




NEW INTEL TRANSISTOR

Conductive area is expanded on **three sides of a raised fin**




Traditional planar transistor




Source: Intel

Intel Tri-Gate transistor






THE NEW YORK TIMES


The new transistor with its raised **fin** requires a smaller footprint, allowing more of them to fit in a computer chip. The new design can also reduce power consumption, yielding better battery life on devices.




P FinFET 03:47




PMOS





NMOS




NMOS




PMOS




NMOS




chipworks



chipworks






Samsung has created its first 3nm GAAFET prototypes - Transistors beyond FinFET

Should TSMC be worried?




Published: 4th January 2020 | Source: Maeil Economy - Via Tom's Hardware | Author: Mark Campbell

What's next?



Gate-All-Around
PFET

 COVENTOR[®]
A Lam Research Company




Samsung has created its first 3nm GAAFET prototypes - Transistors beyond FinFET

Should TSMC be worried?

[Facebook](#) [Twitter](#) [Reddit](#) [WhatsApp](#) [Email](#)

Published: 4th January 2020 | Source: Maeil Economy - Via Tom's Hardware | Author: Mark Campbell


What's next?



From Fin
via Gate all arround
to Nanowires resp.
Nanosheets

Gate-All-Around
PFET

 COVENTOR[®]
A Lam Research Company




Samsung has created its first 3nm GAAFET prototypes - Transistors beyond FinFET

Should TSMC be worried?



Published: 4th January 2020 | Source: Maeil Economy - Via Tom's Hardware | Author: Mark Campbell


What's next?



From Fin
via Gate all arround
to Nanowires resp.
Nanosheets

Gate-All-Around
PFET

 COVENTOR®
A Lam Research Company





Samsung has created its first 3nm GAAFET prototypes - Tra


Should TSMC be worried?




Published: 4th January 2020 | Source: Maeil Economy - Via Tom's Hardware | Author: Mark Campbell









Chaper 5 - Summary: FEOL Scaling & Limits

- Sub threshold slope does not scale
 - Degrades I_{on} / I_{off}
- DIBL = Drain induced Barrier Lowering
 - Shallow Junctions
 - Retrograde Wells
 - Halo Implants
 - SOI = Silicon on Insulator \rightarrow FDSOI
 - or FinFET resp. GAA FET
- Gate Leakage
 - High k Dielectrics
 - Poly Depletion \rightarrow Metal Gate
- Mobility Engineering
 - Stress Layers
 - SiGe FETS
- V_t Variability \rightarrow Intrinsic Si in FD FETs

Chaper 5 - Summary: FEOL Scaling & Limits

- Sub threshold slope does not scale
 - Degrades I_{on} / I_{off}
- DIBL = Drain induced Barrier Lowering
 - Shallow Junctions
 - Retrograde Wells
 - Halo Implants
 - SOI = Silicon on Insulator \rightarrow FDSOI
 - or FinFET resp. GAA FET
- Gate Leakage
 - High k Dielectrics
 - Poly Depletion \rightarrow Metal Gate
- Mobility Engineering
 - Stress Layers
 - SiGe FETS
- V_t Variability \rightarrow Intrinsic Si in FD FETs

Continue

"SCT_SS21_14.03" 18:22




Outline


SC-
Basics

0. Introduction/ Lab organization/DMA /SCT1/Motivation
1. Process integration
 - 1.MOS Structure, MOS Capacitor
 - 2.Structure of a MOSFET
 - 3.I/V behavior
2. Circuits in Metal-Gate FET Technology
 - 1.Process sequence of N-MOSFET in Metal Gate
 - 2.From inverter to memory cell
 - 3.SRAM in NMOS Metal Gate
 - 4.The threshold voltage of the MOSFET
 - 1.Parasitic FET
 - 2.Enhancement/Depletion Transistor
 - 3.N-MOS Logic by E/D Transitors
 - 4.Process sequence of the N-MOS E/D Process
3. Self aligned Process
 - 1.Metal Gate -> Si Gate
 2. Channel-Stop & LOCOS Technology
 - 1.Example: Process flow of E/D SiGate LOCOS Inverter
 - 2.LOCOS Variation
 - 3.Shallow Trench Isolation
 - 3.Lightly doped drain
 - 4.SALICIDE
 5. Self Aligned Contacts (SAC)
 6. Resist trimming
4. Transition to CMOS Technology
 - 1.MOS Transistor Types
 - 2.CMOS Inverter
 - 1.Consideration NMOS E/D Inverter
 - 2.Comparison CMOS Inverter
 - 3.CMOS Process flow (Example CMOS 180 nm process)
5. Further Considerations
 - 1.Scaling
 1. Challenges
 - 2.Material Equivalent Scaling
 - 3.Further Concepts

An outlook:



Future 14:29



#Transistors #Moore #Quantum

The World After Silicon - From Vacuum Tubes to QUANTUM

Thank you very much for your attention!


All the very best for the upcomming
exams!

Thank you very much for your attention!

All the very best for the upcomming
exams!

Relaxing vaccion!





»Wissen schafft Brücken.«