

# Modern (Embedded) Processor Systems

**Prof. Dr. Akash Kumar**  
*Chair for Processor Design*

*(Ack: my past and current students/PostDocs)  
(Some slides adapted from Koren, Krishna, Anand)*

# Outline


9

- History of computer systems
- Trends in modern computer systems
- Design flow and considerations
- Modern challenges and solutions(??)


# History of Hardware / VLSI

10

- Vacuum tube  
(Lee De Forest, 1906)




- ENIAC  
(1946, UPenn)



- Transistor  
(1947, Bardeen, Brattain, Shockley)





- Integrated circuit  
(1958, Jack Kilby)



# History of Hardware / VLSI

11

- Intel 4004  
(1971, 1400 transistors)
- Intel Core i7 - Ivy Bridge  
(2012, >1.4 Billion transistors)




- Very Large Scale Integration (VLSI) – originally defined for chips having transistors in the order of 100,000. Other terms such as ULSI came along, but the usage VLSI remains dominant

# Moore's Law


12

- In 1965, Intel's Gordon Moore predicted that the number of transistors that can be integrated on single chip would double about every two years



# 40 Years of microprocessor trend data

13




Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten  
New plot and data collected for 2010-2015 by K. Rupp

© Akash Kumar

# Design Productivity Gap

14

- Increasing number of transistors makes it harder to design the system
  - ▣ Late launch of products directly hurts profits



# System Design Considerations


15

- System : sensor -> processor -> actuator
- Considerations
  - ▣ Technology
  - ▣ Performance
  - ▣ Power consumption
  - ▣ Volume of production
  - ▣ Upgradability / ease of maintenance
  - ▣ Reliability
  - ▣ Testability
  - ▣ Availability of CAD and software tools, IP's, hardware and software libraries
  - ▣ Cost, chip area
  - ▣ Legal and certification requirements, client specifications
  - ▣ .....

# Digital Hardware Market Segments

16

- Processor, GPU



- DRAM, Flash memories



- (Co-)Processor alternatives

- ASIC (application specific integrated circuit)
- ASSP (application specific standard product)
- FPGA (field programmable gate array)



- Convergence as System on Chip (SoC), which may also contain analog, mixed-signal, and radio-frequency functions




# Embedded systems architecture

17

- Trend towards Multi-Processor Systems-on-chip (MPSoC)
- Homogeneous vs heterogeneous systems
- Different memory models
- Different network architectures
  - Network-on-chip
  - Buses

# Homogeneous vs heterogeneous

18



# Homogeneous vs heterogeneous


19

- Heterogeneity is increasing
  - ▣ Different levels of parallelism in application
  - ▣ uProc – better for control-flow
  - ▣ DSP – better for signal processing
  - ▣ Dedicated hardware blocks needed for certain parts
  - ▣ Improves efficiency and saves power
- Homogeneous systems
  - ▣ Better for fault-tolerance
  - ▣ Only one compiled version of any application needed
  - ▣ Easier to design and replicate
  - ▣ Easy to support task migration

# Memory usage


20

## Cell Broadband Engine Processor



# Embedded systems – local memory


21



Local memory is better for more predictability  
Network/ bus delay may be unpredictable

# Embedded systems – global memory


22



Global memory may be better for shared data

# Embedded systems – combination

23




Communication pattern also determines which architecture is better  
Message passing OR Shared memory

© Akash Kumar


# Embedded systems – network

24




# Interconnection network-on-chip

25




# Interconnection network – bus

26




# Point-to-point networks

27




# System Design – Hw/Sw Codesign

28





- Take decisions on whether to implement in hardware or software
  - ▣ Consider the advantages vs costs
- If hardware, whether to use commercial off the shelf (COTS) components or custom components



Pareto Curve

# Modern Multimedia Embedded Systems

29



# Predictable Design Flow

**Analysis  
Design  
Management**

**Global  
Processor**

**SIMD**

**SPE**

**SPE**

**SPE**

**Accelerator**

**Element Interconnect**

**No controller**

**FlexIO™**

**Power  
Processor  
Element**


**CGRA tile**

**FPGA tile**

**SPE**

**SPE**



**Real-Time Embedded Systems**



# ANALYSIS: Time Spent in a Restaurant

32

Restaurant



Estimating the waiting time with multiple clients

Average order time = 2 min



Average waiting time = 3 min

Waiter busy + another client



Average waiting time = 1 min

Waiter busy



Average waiting time = 0 min

Waiter available





## ANALYSIS

Accurate analysis for multiple applications on an embedded system



35 min



1



2



2



5




15



10










Combinations  
change over  
time

Multiple food  
items need to  
be supported

~~Drinks~~  
Breakfast





# DESIGN


Automated design technique for multiple combinations of applications






# Design- and Run-time Flow

39




# Design Template

40



# Design Template


41



CA: Communication Assist (DMA like)

# Design- and Run-time Flow

42



# Design- and Run-time Flow


43

- Applications are known?
- Can multiple applications run simultaneously?
- Application models are available?
- Application domain(s) is known?
- Use representative applications...

# Analysis – SDF Graph


44

- First proposed in 1987 by Edward Lee
- SDF Graphs used extensively
  - ▣ SDFG: Synchronous Data Flow Graphs
  - ▣ DSP applications
  - ▣ Multimedia applications
- Similar to task graphs with dependencies



# Synchronous Dataflow Graphs

45



## Actors

- Execution time per processor
- Memory requirement per processor

## Channels

- Buffer constraints
- Token size
- Bandwidth requirements

## Graph

- Throughput constraint



# Analysis – SDF Graph

46

- Analyze deadlocks
- Check for consistency
- Compute throughput
- Model mapping of tasks on processors
- Model scheduling – depends on the algorithm
- Model communication bandwidth
- Model buffers – local memory and network interface
- Evaluate throughput-buffer trade-offs

# Throughput-buffer trade-offs


47



# Predictable Design Flow

48

## Applications Specifications & Constraints



## Mapping applications to the architecture


- Model all aspects, leading to a predictable system
- Verify if mapping is deadlock-free
- Calculate buffer-distributions
- Compute static order schedules for hard-RT apps
- Integrated into SDF<sup>3</sup> (Synchronous Data Flow For Free) tool flow

## Architecture

1

```

static int local_variable_A;
void actor_A (TypeB *toB , TypeC *toC){
    // calculate something
    // and write the output tokens
    toB[0] = calculate_valueB1 ();
    toB[1] = calculate_valueB2 ();
    *toC = calculate_valueC(local_variable_A);
}
    
```



# Predictable Design Flow

## Multi-Application Multi-Processor

### 49 Synthesis

#### Hardware

- Instantiate processing components
- Instantiate interconnect components
- Route connections, generate VHDL code



#### Software

- Generate wrapper code for each actor
- Reserve memory for communication
- Program connections, if needed

System Design  
and Synthesis


2

#### Hardware Specification



# Predictable Design Flow

50



# Predictable Design Flow

51

Design synthesized using TCL scripts

- Script ensures compatibility with different Xilinx software versions
- Carry out design space exploration

Tool-flow (MAMPS) targeted towards Xilinx FPGAs

- Virtex 6 – Xilinx ML605 board
- Supports run-time reconfiguration

Tool available online for use

Currently used by  
20 research groups  
worldwide

Generated a design  
with 100  
Microblazes!!


3

Xilinx  
Toolchain




# Predictable Design Flow

52



# MJPEG Case Study

53



- ❑ One iteration decodes a single MCU (minimal coded unit)
- ❑ Each MCU consists of up to 10 blocks of frequency values
- ❑ WCET determined through measurement and scenario detection techniques


# Designer Effort

54

Step	Time spent
Parallelizing the MJPEG code	< 3 days
Creating the SDF graph	5 minutes
Gathering required actor metrics	1 day
Creating application model	1 hour
Generating architecture model	1 second
Mapping the design (SDF3)	1 minute
Generating Xilinx project (MAMPS)	16 seconds
Synthesis of the system	17 minutes
<b>Total time spent</b>	<b>~ 4 days</b>

# Design- and Run-time Flow

55



# (Re-)Configuration??

56

- Determine which resource to use when
- Change the device types?
- Change the device functionality?
- Change the communication?
- Change the mapping
- Change the schedule

# Reconfigurable Heterogeneous MPSoC

57


- Customizable at run-time depending upon the application requirements
- The tasks taking a long time in software can be accelerated by configuring the programmable tiles appropriately



- The reconfigurable tiles can be configured to achieve fault-tolerance as well
- Size and cost reduction by time-multiplexing the reconfigurable hardware


# Partially Reconfigurable MPSoC

58




# Loading Processor Executable Code at Run-time

59



# Migrating Tasks

60





# Modern Challenges

# Issues and Modern Trends

62

- The communication bottleneck
  - ▣ 3D Chips
  - ▣ Optical interconnects
- Leakage current limiting size reduction
  - ▣ Multi-gate or gate-all-around transistors (Intel 22nm uses 3D/tri-gate transistors)
  - ▣ Channel strain engineering, silicon-on-insulator-based technologies, and high-k/metal gate materials
- One may not fit all
  - ▣ Hardware/Software Co-design
  - ▣ Fault-tolerant / reconfigurable computing
- Power issues
  - ▣ Multi-core and heterogeneous architectures



# Technology Scaling

63

## □ Dennard scaling principles [1]

Device Parameters	Scaling Factor
Device dimension	$1/k$
Doping concentration	$1/k$
Voltage	$1/k$
Current	$1/k$
Capacitance	$1/k$
Delay time per circuit	$1/k$
Power dissipation	$1/k^2$
Area	$1/k^2$
Power density	1

[1] R. Dennard et al. "Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions," IEEE Journal of Solid-State Circuits, 1974.

# Technology Scaling


64

- Digression from Dennard's scaling beyond 65nm
  - ▣ Non-ideal voltage scaling: limit on threshold voltage scaling
  - ▣ Non-ideal gate oxide scaling
  - ▣ Sub-threshold leakage power
  
- Power dissipation increases with technology scaling
  - ▣ Heat localization (hot spots)
  - ▣ Higher temperature => device wear-out

# Technology Scaling and Power Density

65


### CMOS Voltage Scaling



Source: P. Packan (Intel),  
2007 IEDM Short Course




### Power Density vs. Gate Length



Source: B. Meyerson (IBM)  
Semico Conf., January 2004


# Technology Scaling and Power Density

66




# What cause Faults?

67




Manufacturing Defects



Aging  
(a.k.a., Circuit Wearout)

# What causes Faults?

68



Internal Electronic Noise



Electromagnetic Interference


# What cause Faults?

69



1962: Mariner  
1998: Mars climate orbiter

The screenshot shows the ZDNet UK website interface. At the top, there is a navigation menu with links for Home, News, Blogs, Reviews, Videos, Jobs, Resources, and Community. Below the menu, there is a banner for Intel Parallel Studio. The main content area features a news article titled "ENTERPRISE APPLICATIONS TOOLKIT" with the sub-headline "US software 'blew up Russian gas pipeline'". The article is by Matt Loney and was published on 01 Mar 2004 at 15:10 GMT. The article text states: "Faulty US software was to blame for one of the biggest non-nuclear explosions the world has ever seen, which took place in a Siberian natural gas pipeline, according to a new book published on Monday."




Bugs

Malicious attack

# Fault Classification

70

Fault Rate



Permanent  
Faults

- Manufacturing defects, wear-outs
- Non-recoverable
- Use of redundant hardware

Intermittent  
Faults


- Wear-outs, PVT variations
- Few cycles to few seconds or more
- Suspending system operation

Transient  
Faults

- Alpha and neutron particle strike
- Single event upsets
- Task re-execution and information redundancy

# Failures during Lifetime


71



- Three phases of system lifetime
  - ▣ **Infant mortality** (imperfect test, weak components)
  - ▣ **Normal lifetime** (transient/intermittent faults)
  - ▣ **Wear-out period** (circuit aging)

# The Impact of Technology Scaling

72



- ❑ More leakage
- ❑ More process variability
- ❑ Smaller critical charges
  - ▣ Trends show soft-error rates incr. exp., 8% per tech generation
- ❑ Weaker transistors and wires

# Effect on Embedded systems

73

## □ Decreased Lifetime:

- Mission failures
- Reduced safety in critical systems
  - Power plants, transportation, medical etc.
- Reduced product lifetime



# Effect on Embedded systems

74

## □ Soft errors:


- Direct effect on reliability
  - Functional reliability
  - Timing reliability
- Indirect effect
  - Mitigation methods lead to faster aging



Data Corruption



Computation errors



Fault Tolerance Timing Overheads

# Fault-Aware System Design

75


- ❑ Faults are inevitable.....**learn to live with faults !!!**
- ❑ How to address them??
  - ▣ Fault prevention
  - ▣ Fault tolerance
  - ▣ Fault removal
  - ▣ Fault forecasting

A word cloud of fault-tolerance techniques. The words are arranged in a roughly circular pattern. The largest word is 'TaskMapping' in blue. Other prominent words include 'ECC' in brown, 'DMR' in yellow, 'Retry' in purple, 'N-VP' in black, 'Redundancy' in green, and 'Checkpointing' in black. Smaller words include 'DefensiveProgramming', 'ForwardRecovery', and 'TMR'.



# Levels of Fault Tolerance

77



Software redundancy

Virtualization

Task migration

Redundant multithreading

Fault-tolerant scheduling

Core-level redundancy

TMR/ DWC

Dynamic verification & correction

Block-level redundancy

ECC for memory

Circuit hardening

# Application areas and requirements

78


## □ Variation

Not all applications require the same level of reliability

Application Area	Priority of reliability requirements		Other relevant metrics
	Functional Reliability	Timing Reliability	
Banking	High	Medium	
Multimedia	Medium	High	Throughput
Portable multimedia			Throughput, Energy
Health monitoring	High	Medium ~ High	Energy, Lifetime
Satellites / Space Missions	Medium	Medium ~ High	Lifetime

# Cross-layer Approach


79



# Case-Study – Nanosatellites

80

- ❑ Light-weight: Wet mass of 1-10kg
- ❑ Small satellites: Notion of cube-sats, 1U=10x10x10
- ❑ Increasingly being used as they are cheaper to design and launch
  - ▣ 2004-2013: 75 launches in total
  - ▣ 2014 Q1: 94 launches
- ❑ Typically low earth orbit
- ❑ Satellite swarms are also used





CubeSat – University of Liege

© Akash Kumar

# Case-Study – Nanosatellites

81


- ❑ FPGA use increasing in nanosats – lower price, faster development
- ❑ Nanosats affected by high energy particles in space leading to glitches
- ❑ Most common error in FPGAs– Single Event Upset (SEU) – a transient error that might flip configuration bits



CubeSat – University of Liege




© Akash Kumar

# CFAED Paths




# Path G: Resilience

- New technologies will have higher failure rates



Devices & Circuits



Materials & Functions


## Materials-Inspired Paths (Paths A – E)



CMOS

# Overview – Resilience at TU Dresden

84



# Approximate Computing

# The Computational Efficiency Gap

86



IBM Watson playing Jeopardy, 2011

# Humans Approximate

Task:  
Division

is  $\frac{923}{21} > 1.75$ ?



is  $\frac{923}{21} > 45$ ?




$$\begin{array}{r}
 21 \overline{) 923} \quad (43 \text{ ---} \\
 \underline{84} \phantom{00} \\
 83 \phantom{00} \\
 \underline{63} \phantom{00} \\
 \vdots
 \end{array}$$

$\frac{923}{21} = \text{---}.\text{---}?$




Accuracy



~ 1 Petaflop/W

Application context dictates required accuracy of results




Effort expended increases with required accuracy

# But Computers DO NOT

88

$$\frac{923}{21} > 45$$




```
float x = 923;  
float y = 21;  
cout << (x/y > 45.0) ?  
"YES":"NO";
```



NO

$$\frac{923}{21} > 1.75$$



```
float x = 923;  
float y = 21;  
cout << (x/y > 1.75) ?  
"YES":"NO";
```



YES


But, I worked  
harder than  
needed

- ▶ **Overkill** (for many applications)
- ▶ Leads to **inefficiency**
- ▶ Can computers be more efficient by producing “just good enough” results?


# Its an Approximate World ... At the Top

89

- No golden answer (multiple answers are equally acceptable)
  - ▣ Web search, recommendation systems
- Even the best algorithm cannot produce correct results all the time
  - ▣ Most recognition / machine learning problems
- Too expensive to produce fully correct or optimal results
  - ▣ Heuristic and probabilistic algorithms, relaxed consistency models, ...



0385



Miller-Rabin primality test



Eventual consistency

© Akash Kumar

# Its an Approximate World ... At the Top

90


No golden answer




Perfect/correct answers  
not always possible



Too expensive to produce  
perfect/correct answers



0385



Miller-Rabin  
primality test

Eventual  
consistency  
© Akash Kumar

# Approximate Computing Throughout the Stack

91


No golden answer



Perfect/correct answers  
not always possible



Too expensive to produce  
perfect/correct answers




# Approximation in System Design

92

- Arising from the application level
  - ▣ Inherent lack of notion or ability for a single 'correct' answer
  - ▣ 'Noisy' or redundant real-world data
  - ▣ Perceptual limitations
  
- Arising from the transistor level
  - ▣ Increasing fault-rates
  - ▣ Increased effort/resource to achieve fault-tolerance

# Approximation in System Design

93



Application Approximation

Program Analysis for variable approximation

Approximate computing systems/architectures

Approximate computing processors


Reconfigurable approximate modules

Approximate circuit design

# Conclusions

94

- ❑ Transistor scaling leading to increased faults
- ❑ Designing systems to tolerate faults inevitable
- ❑ Need to handle faults at all levels of critical systems
  
- ❑ Applications often lack notion of a 'correct' result
- ❑ Immense need/potential to trade-off performance and energy consumed



# Ongoing Research Activities

95

## Reliability/Energy Optimization

- Reconfigurable approximate computing at run-time
- Optimize energy and reliability
- Minimize thermal cycling and peak temperature
- Task remapping and scheduling for dealing with faults

## Processing Architecture Design

- Determine and design appropriate system architecture
- Design predictable components – network and communication assist
- Partially reconfigurable tile-based heterogeneous multiprocessor systems
- Task-migration module in hardware for predictable delay

## Low-Power and Fault-Tolerant FPGA Designs

- Improving fault-tolerance of FPGA through LUT content manipulation
- Novel error-correction mechanisms for FPGAs
- Leakage-aware resource management techniques
- Electronic Design Automation – Place and Route for FPGAs

# Chair for Processor Design

96



# Questions and Answers

97



Email: [akash.kumar@tu-dresden.de](mailto:akash.kumar@tu-dresden.de)

