



Institute of Computer Engineering / Chair of Adaptive Dynamic Systems

DESIGN AND PROGRAMMING OF ADAPTIVE MULTICORE SYSTEMS AND THEIR APPLICATION IN AUTONOMOUS CARS, ROBOTS AND DRONES

Prof. Dr.-Ing. Diana Göhringer
Dresden, April 2018

- Research Topics
- Introduction and Motivation
 - Multicore Architectures
 - Requirements of Autonomous Systems
- Adaptive Multicore Systems / Multiprocessor Systems-on-Chip (MPSoCs)
 - Hardware Architecture
 - Design / Programming Tools
 - Software Architecture and Runtime/Operating Systems
- Application Examples: Automotive, Robotics and Drones
- Conclusion and Outlook



Chair of Adaptive Dynamic Systems




Founded: April 2017

Head: Prof. Dr.-Ing. Diana Göhringer

15 PhD students


My previous positions:

- 2013 – 2017 Juniorprofessor for Application-Specific Multi-Core Architectures at Ruhr-University Bochum
- 2012 Head of the Young Investigator Group CADEMA at KIT
- 2011 PhD at Karlsruhe Institute of Technology (KIT)
- 2007 – 2012 Researcher at Fraunhofer IOSB



Diana Göhringer | Chair of Adaptive Dynamic Systems

4



- Research Topics
- Introduction and Motivation
 - Multicore Architectures
 - Requirements of Autonomous Systems
- Adaptive Multicore Systems / Multiprocessor Systems-on-Chip (MPSoCs)
 - Hardware Architecture
 - Design / Programming Tools
 - Software Architecture and Runtime/Operating Systems
- Application Examples: Automotive, Robotics and Drones
- Conclusion and Outlook

“I think there is a world market for maybe five computers.”

Thomas Watson, chairman of IBM, 1943.

“640K [of memory] ought to be enough for anybody.”


Bill Gates, chairman of Microsoft, 1981.




Diana Göhringer | Chair of Adaptive Dynamic Systems

7


Number of Transistors per Chip is doubled every 18 months



Source: Jack Dongarra





Problem 1: ILP Wall (II)




Source Image: G. Loh

→ Solution: Increase the number of processors










- Number of transistors per chip continues to grow
 - **But:** Frequency cannot be increased any further due to the power density
 - **Question:** How to efficiently use the increasing number of transistors so that performance continues to grow?
- Increase the number of processors every 18 months

→ **Parallel Programming necessary to efficiently use the processors**



Source: Sutter

Where are Multicore Architectures used?



Multicore





Where are Multicore Architectures used?




Embedded Systems → Often powered by batteries, low power consumption
 IPADs, Laptops, PCs → Execute a variety of applications in parallel
 Supercomputer → Reduce costs for Power and Cooling








- Homogeneous processing elements:
 - 4 Cores
- Shared memory with cache hierarchy to hide latencies:
 - Per core: 32 KB L1 Cache (Instructions and Data) and 256 KB L2 Cache
 - Shared: 8 MB L3 Cache



Source: Intel

- Homogeneous processing elements:
 - 4 Cores
- Shared memory with cache hierarchy to hide latencies:
 - Per core: 32 KB L1 Cache (Instructions and Data) and 256 KB L2 Cache
 - Shared: 8 MB L3 Cache




Modified source from: A. S. Tanenbaum, T. Austin: „Rechnerarchitektur“. Pearson Verlag, 2014, pp.588.

Example: Heterogeneous Multiprocessor Architecture of the iPhone



Source: K. Asanovic, E. H. Katz

Example: Heterogeneous Multiprocessor Architecture of the iPhone



Source: K. Asanovic, E. H. Katz

- Research Topics
- Introduction and Motivation
 - Multicore Architectures
 - Requirements of Autonomous Systems
- Adaptive Multicore Systems / Multiprocessor Systems-on-Chip (MPSoCs)
 - Hardware Architecture
 - Design / Programming Tools
 - Software Architecture and Runtime/Operating Systems
- Application Examples: Automotive, Robotics and Drones
- Conclusion and Outlook

Problem:


- Increasing complexity
- Mixed criticality requirements
- Real-time requirements
- Low power/energy consumption (batteries, cooling)
- Small overall size
- Dynamic adaptation to changing environments
- Cannot be solved anymore by embedded single core solutions

Possible solution: Heterogeneous multicore systems


- How to support the dynamic adaptive behavior? Is migration of software tasks sufficient?

Better solution: Reconfigurable MPSoCs


- Runtime adaptation of hardware and software
- Energy-efficient solution for each application phase




<http://www.rcs.ei.tum.de/forschung/driver-assistance/>



[http:// www.asdreports.com/news-10595/key-players-advanced-driver-assistance-systems-ad-as-market-north-america-20152019](http://www.asdreports.com/news-10595/key-players-advanced-driver-assistance-systems-ad-as-market-north-america-20152019)



www.ald.softbankrobotics.com asimo.honda.com www.care-o-bot-4.de






Reconfigurable Multiprocessor System-on-Chip (MPSoC)



Field Programmable Gate Array (FPGA)




Advantages:

- **Highly flexible** → Runtime adaption of hardware and software to application requirements
- **High performance / watt** → Application-specific architecture at design- and runtime
- **More functionality** on a **small chip** by hardware time multiplexing → **Reduced costs & power/energy**
- Improving **fault tolerance**

Diana Göhringer | Chair of Adaptive Dynamic Systems


25



- Challenges are e.g.:
 - Number and type of processing elements (PEs)
 - Type of communication infrastructure (Bus, Network-on-Chip (NoC), etc.)
 - Application description
 - Application partitioning and mapping
 - Which components need to be runtime adaptive?
 - How to decide at runtime, if and how the systems needs to be adapted? Who makes this decision?



→ Huge Design Space: Hardware and application mapping have to be managed over time




- Research Topics
- Introduction and Motivation
 - Multicore Architectures
 - Requirements of Autonomous Systems
- Adaptive Multicore Systems / Multiprocessor Systems-on-Chip (MPSoCs)
 - Hardware Architecture
 - Design / Programming Tools
 - Software Architecture and Runtime/Operating Systems
- Application Examples: Automotive, Robotics and Drones
- Conclusion and Outlook

Reconfigurable and Adaptive Routable MPSoC

Motivation:


- Improving throughput and energy efficiency
 - Decrease energy consumption: dynamic partial reconfiguration
 - Increase throughput: choose the best path (avoiding hotspots) in NoCs
- RAR-MPSoC provides:
 - Reconfigurable processing elements
 - RAR-NoC with
 - 2D-Mesh with wormhole switching → Highly scalable and low latency
 - Runtime adaptive routing algorithms
 - Reconfigurable routers



DPR: Dynamic and Partial Reconfiguration





Reconfigurable and Adaptive Routable MPSoC

- Implemented on Xilinx Zynq
- ARM processor controls the self-adaptation
- Two high performance interfaces between ARM processor and RAR-NoC
- RAR-NoC supports XY and West First routing algorithms



Load Balancing using two Routing Algorithms

- Using both routing algorithm reduces congestions



Module	LUT	BRAM
Direct Memory Access	2091	3
Reset	147	0
Monitor	1370	0
Timer	321	0
Network Interface	2	0
Microblaze	4327	5
Accelerator	28	0
System	42855 (17%)	44 (3%)

RAR-NoC Router (xc7z045-2)	XY	WF	XY & WF
Number of LUTs	781	808	869



Area Results on Zynq 706



Module	LUT	BRAM
Direct Memory Access	2091	3
Reset	147	0

Still plenty of resources available
 → Can easily realize systems with > 30 processors on this midsize FPGA


MicroBlaze	4327	5
Accelerator	28	0
System	42855 (17%)	44 (3%)

RAR-NoC Router (xc7z045-2)	XY	WF	XY & WF
Number of LUTs	781	808	869

Diana Göhringer | Chair of Adaptive Dynamic Systems

34

- To oversee the current state of the MPSoC, such as
 - Performance (e.g. execution times, communication times)
 - Work load of the processors and accelerators
 - Communication bottlenecks
 - Faults




DPR: Dynamic and Partial Reconfiguration

→ Important to detect situations for self-adaptation of hardware and software


Hardware Monitor for Workload Detection for Xilinx MicroBlaze Processor


- Collects information about the computational load:
 - Loops
 - Wait states
 - End of executable files



Goehring D, Chemaou M, Huebner M (2012) On-chip monitoring for adaptive heterogeneous multicore systems. In Proc. of the 7th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), York, UK.

- Research Topics
- Introduction and Motivation
 - Multicore Architectures
 - Requirements of Autonomous Systems
- Adaptive Multicore Systems / Multiprocessor Systems-on-Chip (MPSoCs)
 - Hardware Architecture
 - Design / Programming Tools
 - Software Architecture and Runtime/Operating Systems
- Application Examples: Automotive, Robotics and Drones
- Conclusion and Outlook






Key Features

First Simulator for self-adaptive NoC-based heterogeneous MPSoCs:

- Based on Open Virtual Platform (OVP) from Imperas
- Supports several processor models (e.g. ARM, μ Blaze) and operating systems (e.g. Linux)
- Supports simulating partial reconfiguration of the processing elements
- Fast estimation of system and network-on-chip performance, resource requirements and power consumption
- Automatic generation of the target FPGA design



Wehner P, Rettkowski J, Kalb T, Göhringer D (2016) Simulating Reconfigurable Multiprocessor Systems-on-Chip with MPSoCSim. ACM Transactions on Embedded Computing Systems (TECS), pp. 1-24.

40


Network Interface

Network Interface:

- Used to connect OVP Processor Models to the SystemC-based Network-on-Chip
- Acts equivalent to ordinary peripheral components
- Addressed via a local bus

Problem with simulating dynamic and partial reconfiguration (DPR)

- No open SystemC ports and sockets are allowed
 - Once SystemC simulation runs, no connections to ports/sockets may be changed
- New interface needed!



Wehner P, Rettkowski J, Kalb T, Göhringer D (2016) Simulating Reconfigurable Multiprocessor Systems-on-Chip with MPSoCSim. ACM Transactions on Embedded Computing Systems (TECS), pp. 1-24.

Diana Göhringer | Chair of Adaptive Dynamic Systems

41

DPR Interface


DPR Interface – SystemC

Module


- Flexible amount of initiator and target sockets for binding processing elements
- Extends simulator with additional Z-dimension

Function


- Contains information of currently active processing element
- Can switch at runtime between active processing elements
- Connects the active processing element with the network-on-chip



System View and DPR controller



System View and DPR controller




DPR Controller – SystemC Module

- Holds information about present DPR Interfaces and their active processing elements
- Receives data necessary for dynamic partial reconfiguration (*ID and socket nr.*)
- Executes DPR according to PCAP interface

Additional Features


- Can easily be connected to real sensor/actors and other simulators, e.g. a car simulator
- Proof of concept with two ECUs: cruise control and adaptive cruise control (ACC)




P. Wehner, D Goehringer (2013) Evaluation of Driver Assistance Systems with a Car Simulator using a Virtual and a Real FPGA Platform , In Proc. of the Conference on Design and Architectures for Signal and Image Processing (DASIP), Cagliari, Italy.


Diana Göhringer | Chair of Adaptive Dynamic Systems

45



- Research Topics
- Introduction and Motivation
 - Multicore Architectures
 - Requirements of Autonomous Systems
- Adaptive Multicore Systems / Multiprocessor Systems-on-Chip (MPSoCs)
 - Hardware Architecture
 - Design / Programming Tools
 - Software Architecture and Runtime/Operating Systems
- Application Examples: Automotive, Robotics and Drones
- Conclusion and Outlook






- Research Topics
- Introduction and Motivation
 - Multicore Architectures
 - Requirements of Autonomous Systems
- Adaptive Multicore Systems / Multiprocessor Systems-on-Chip (MPSoCs)
 - Hardware Architecture
 - Design / Programming Tools
 - Software Architecture and Runtime/Operating Systems
- Application Examples: Automotive, Robotics and Drones
- Conclusion and Outlook

Pedestrian Detection: Introduction

- Histogram of Oriented Gradients (HoG Algorithm)
- Optimized SW version on ARM Multi-Core Processor
- Optimized HW accelerator on FPGA



"ZedBoard"




Pedestrian Detection using the HoG Algorithm

J. Rettkowski, A. Boutros, D. Göhringer (2015) Real-Time Pedestrian Detection on a Xilinx Zynq FPGA using the HOG Algorithm. In Proc. of the International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico, Dec. 2015. (**Best Application Paper Award**)

Diana Göhringer | Chair of Adaptive Dynamic Systems

51

Pedestrian Detection: Performance



FPGA-based approach is clocked by 82.3 MHz → 40 fps

Processor-based approach uses an ARM dual processor with 666 MHz → 20 fps

J. Rettkowski, A. Boutros, D. Göhringer (2015) Real-Time Pedestrian Detection on a Xilinx Zynq FPGA using the HOG Algorithm. In Proc. of the International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico, Dec. 2015. (**Best Application Paper Award**) 52

Pedestrian Detection: Hardware-Resources

MODULE	LUTs	SLICES	DSPs
LUMINANCE CALCULATION	59	17	0
GRADIENT COMPUTATION	2985	797	0
GRADIENT MAGNITUDE AND DIRECTION	8432	2397	4
FORMATION OF CELL HISTOGRAM	6140	1676	0
BLOCK NORMALIZATION	1278	421	0
BINARIZATION	93	26	0
ADABOOST CLASSIFIER	2310	608	0
TOTAL	21297 (40%)	5942 (45%)	4 (2%)

J. Rettkowski, A. Boutros, D. Göhringer (2015) Real-Time Pedestrian Detection on a Xilinx Zynq FPGA using the HOG Algorithm. In Proc. of the International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico, Dec. 2015. (**Best Application Paper Award**)



H2020-Project: TULIPP (2016 – 2019)

Towards Ubiquitous Low-power Image Processing Platforms

Reference Platform Concept for Image Processing Applications: Bringing energy efficiency from chip level to system level through:

- Heterogeneous Hardware
- Toolchain
- Operating System



THALES

HIPPEROS
Predictable Real-Time, Proven Performance



efficient
— innovation —

Fraunhofer
IOSB

H2020-Project: TULIPP (2016 – 2019)

Towards Ubiquitous Low-power Image Processing Platforms

Use Cases


- **Unmanned Aerial Vehicles** (Fraunhofer IOSB):
More intelligence through an energy- efficient and small on-board controller
- **Medical Imaging** (Thales):
Radiation dose reduction in surgical X-ray systems through real-time image processing
- **Automotive** (Synective Labs):
Reliable, affordable and low latency image processing with hard real-time constrains



Surveillance and Rescue UAVs





Medical X-Ray Imaging



Advanced Driver Assistance

BMBF-Project: PARIS (2017 – 2020)

Parallel Implementation-Strategies for Highly Automated Driving








H2020-Project: RADIO (2015 – 2018) Robots in Assisted Living Environments

A Cyber-Physical System [*] that combines

- Robots
- Smart home technology
- Wireless sensor networks and
- Decision making

For supporting elders and persons with chronic diseases in their daily home activities






Computer & Informatics
Engineering Department




sensing & control
Diana Gohringer | Chair for Control






H2020-Project: RADIO (2015 – 2018)

Robots in Assisted Living Environments

Detection of

- Activities of the Daily Life (ADL)
- Mood conditions
- Early symptoms of cognitive impairment and
- Social exclusion

Including a mobile robot platform

- Central focus of interaction
- Offers assistance
- Combined with smart home automation
- Based on COTS
- Embeds recognition methods



- Reconfigurable MPSoC for energy efficient execution of recognition methods
- Distributed system based on ROS (Robot OS)

DFG SFB/Transregio: MARIE (2017 -2020)


Mobile Material Characterization and Localization by Electromagnetic Sensing

Challenges:

- 1) THz wave propagation measurement, analyzation and modelling
- 2) Small sub-mm-wave transceivers
- 3) Material characterization
- 4) Material localization

Our Contributions:


- Real-time computing architecture
- Design and programming method
- For enabling mobile material characterization and localization



DFG SFB/Transregio 196: MARIE (2017-2020)

Mobile Material Characterization and Localization by Electromagnetic Sensing

Real-Time Massive MIMO THz Computing Architecture



I/O: Input/Output R: Router Mem. Ctrl.: Memory Controller PE: Processing Element

- Research Topics
- Introduction and Motivation
 - Multicore Architectures
 - Requirements of Autonomous Systems
- Adaptive Multicore Systems / Multiprocessor Systems-on-Chip (MPSoCs)
 - Hardware Architecture
 - Design / Programming Tools
 - Software Architecture and Runtime/Operating Systems
- Application Examples: Automotive, Robotics and Drones
- Conclusion and Outlook

- Reconfigurable Multiprocessor Systems-on-Chip
 - **High flexibility** → Hardware and software can be adapted at design- and at runtime to the application requirements, such as data throughput, real-time, safety
 - **High performance** → Application-specific architecture
 - **High energy efficiency** → On demand functionality, better area utilization by hardware task multiplexing
 - **Problem oriented tool flow** → Can be easily adapted to new applications / standards


- Development and support of other/new:
 - Architecture components
 - Design methods and tools
 - Runtime management systems
- Evaluation with further application domains
- Further research projects/collaborations are planned/under review




Ausblick: Weiterführende Lehrveranstaltungen



- **Vorlesungen:**
 - Einführung in die Technische Informatik Teil 1: HW/SW Codesign (WiSe, 4/2/2)
 - Hardware Modellierung und Simulation (WiSe, 2/0/2 SWS)
 - Entwurf und Programmierung Eingebetteter Multicore Architekturen (SoSe, 2/2/0 SWS)
- **Hauptseminar:** Adaptive Computing Systems
- **Komplexpraktikum:** Programmierung und Hardwareentwurf für Rekonfigurierbare Rechensysteme








TECHNISCHE
UNIVERSITÄT
DRESDEN

Vorlesung Hardware Modellierung und Simulation (WiSe)



DRESDEN
concept

**Behavior,
Function
Data processing**



**Structure
Communication
Data transport**

Ziele:

- Simulation, Evaluation und Verifikation von digitalen Systemen, z.B. FPGAs
- Modellierung und Programmierung von digitalen Systemen mit SystemC und VHDL




Timing

Execution Times
Events

Diana Göhringer | Chair of Adaptive Dynamic Systems

Modified Y-Diagram from F. Kesel, originally from Gajski and Walker
67

- Eingebettete Systeme / Cyber-Physikalische Systeme
- Eingebettete Multicore Architekturen
 - Speicherstrukturen
 - Kommunikationsinfrastrukturen (Bus, Network-on-Chip)
- Simulatoren/Virtuelle Plattformen für Mehrkernarchitekturen
- Programmierung (z.B. Pthreads, OpenMP)
- Eingebettete Betriebssysteme (z.B. Embedded Linux, FreeRTOS)





Thank you! Questions?



Contact:

Prof. Dr.-Ing. Diana Göhringer

Chair of Adaptive Dynamic Systems
TU Dresden, Germany

Email: diana.goehringer@tu-dresden.de
www: <http://www.tu-dresden.de/inf/ads>

