

Acceleration of Signal Processing Kernels on FPGA

Tasks:

- Understanding the required signal processing algorithms and profiling them
- Implementing the accelerator using HLS or HDL, like [1]
- Testing the accelerated algorithm on the board and evaluating the results

Required skills:


HDL (Verilog or VHDL), HLS,

C/C++

Being Familiar with Machine

Learning

Contact Person: Ensieh Aliagha,
ensieh.aliagha@tu-dresden.de



[1] Systolic array-based accelerator