

Acceleration of Machine Learning Kernels on FPGA

Tasks:

- Being Familiar with the accelerator architectures for Machine Learning kernels
- Implementing the appropriate accelerator architecture using HDL or HLS
- Running one of the available pre-trained models on the architecture and reporting performance and power

Required skills:


Being Familiar with Machine

Learning (e.g. SVM), HDL

(Verilog or VHDL), Python,

C/C++

Contact Person: Ensieh Aliagha,
ensieh.aliagha@tu-dresden.de



[1] SVM accelerator architecture