

---

# Model checking of architectural descriptions: software & hardware

---



**Chadlia JERAD**  
Dr.-Ing. in Electrical Engineering



Associate Professor at National School of Computer Sciences, Tunisia  
Coordinator of the “Embedded software and systems” Specialization  
Researcher at OASIS Laboratory/National Engineering School of Tunis, Tunisia

- 14 institutions
- National School of Computer Science (ENSI)
  - Graduate engineering programs
    - 3 Departments for 6 different specializations
  - Coordinator of the “Embedded Software and Systems” specialization
  - Research and doctoral studies
    - PhD (1)
    - University Habilitation (1)
- 845 students (\*)
- 82 full-time professors (\*)



(\*) non official numbers

- 15 institutions
- National Engineering School of Tunis (ENIT)
  - Graduate engineering programs
    - 5 Departments for 9 different programs
  - Research and doctoral studies
    - MS (6) + Professional MS (1)
    - PhD (8)
    - University Habilitations (7)
  - 1444 students
  - 211 full-time professors



- Staff
    - 50 members
    - 24 doctoral candidates
  - Themes
    - Optimization/Supply chain
    - Computer science
  - National collaborations
    - Tunisian laboratories
    - Ministry of health/Hospitals
    - Ministry of transportation
  - International collaborations
    - France (ECP, ENSTA...)
    - Canada (Université Laval...)
    - USA (University of Minnesota)
- Diagnosability conditions of a class of DES
  - Design of an ASIP for speaker recognition applications
  - Accelerator design of stereovision applications

# Motivations

5




## Increasing complexity: [1]

- SW requirements:  
2x/10months [LOC SW/Chip]
- SW productivity:  
2x/5years [LOC SW/Day]
- HW productivity:  
1,6x/16months [Gates/Day]

# Costs of failure

6


- Very depending on the system criticality
- Costs of failure are sometimes ... dramatic!
  - Need to detect design faults
  - ~ 70% of project development cycle: design verification
  - Every approach to reduce development time  
→ considerable influence on economy



# Let's consider a simplified example

7

- Aircraft system
- Need to control the right aircraft aileron:
  - That is generating periodically its control






# Need for abstraction

8

- Abstract the control computation details
  - Coarse grained vision
- Reason about the architecture

Bus	Minimal Latency	Maximal latency
Analogical buses connecting functions to the aileron	0 ms	0 ms
Digital bus connecting MF to RF1	0 ms	2 ms
Digital bus connecting MF to RF2	0 ms	4 ms
Digital bus connecting RF1 to RF2	0 ms	4 ms





# Aerodynamics laws opinion

9


- Aircraft stability
  - The aileron should not be non commended for more than 16ms
- ➔ **Need for verification, or even more formal verification**

# Architecture description

10

- Very first created model of a system during the lifecycle
- Coarse grained vision
  - A complete description of a real system is impossible
- A set of architectural design decisions allowing to generate the artifact of an architecture
  - Abstract implementation details
  - Extract the reusable components
    - Why? Time-to-market
    - How? Modeling

# General workflow



# Need of a specification language

12

- Why do we need a specification language?
  - Need for accurate semantics
  - Ability to reason about:
    - Consistency,
    - Completeness,
    - Ambiguity,
    - Minimalism,
    - ...
- Architecture description languages (ADL)

# Architecture Description Languages (ADL) categories

13

- Semi-formal or formal Notation
- Textual and/or graphical syntax
- With/without design/validation tool support
- General purpose or domain specific
- Research prototypes or included in industrial process
- Modeling target:
  - Software architecture
    - Rapide, Wright
  - Hardware architecture
    - VHDL/Verilog | ADL for processor design: nML, LISA...
  - System architecture (hardware + software)
    - AADL

# Software architecture description language

14/14

- SA milestones
  - 1993: SA is recognized as an independent research domain
  - 1997: first SADL prototypes
  - 2003: Architecture description languages
- Many attempts to classify software architecture description languages
- Medvidovic and Taylor's classification and comparison framework: the most complete

## ADL

### Architecture modelling features

#### Components

Interface, Semantics, Constraints  
Types, Evolution,  
Non-functional properties

#### Connectors

Interface, Semantics, Constraints  
Types, Evolution,  
Non-functional properties

#### Architectural configurations

Understandability,  
Compositionality  
Heterogeneity,  
Refinement and traceability  
Scalability, Evolution,  
Dynamism, Constraints,  
Non-functional properties

#### Tool support

Active specification, Multiple views  
Analysis, Refinement  
Implementation generation, Dynamism

# How to find bugs?

15


- At the early design stages
  - Simulation
  - Formal verification



# Simulation

16

- Checks one output point at a time
- Input-driven
  - generate input vectors
  - derive reference outputs



# Formal verification

17

- Checks a group of output points at time
- Output-driven:
  - describe desirable output behavior
  - the formal checker approves or disapproves
- Uses extensive memory and long run time

Theorem  
proving

- Proves implementation is equivalent to specification in some formalism

Equivalence  
checking

- Compares synthesized model against original model

Model  
checking

- Checks if a model satisfies a given property


# What is model checking

18

- Model Checking (Property Checking):
  - Automatic technique for verifying finite systems
  - Pioneered by Edmund Clarke, in 1981
- Exhaustive state space search
- Can uncover subtle design errors
- Currently the dominant formal verification tool.
- Major challenge:
  - To fight state-explosion problem
- Success stories:
  - RTL model debug prior to synthesis
  - Used concurrently with and/or prior to simulation
  - Cadence's Model Checking tool: FormalCheck


# Model checking process

19



# Model checking architectural designs process

20



# Classification

MC Engine Name	Used by	Input Languages	Supported Logics	Types of Property	Specific Features	Type of Checking
SPIN	Bose, Arcade, Zanolin et al. CHARMY	PROMELA (CSP- like)	LTL or Buchi automaton	Safety and liveness	Distributed Systems	Model Checking
SMV	SAM	SMV languages	CTL	Safety, liveness and fairness	Hardware and embedded system	Model Checking
NuSMV	Aemilia, AutoFocus		CTL or LTL		Customizable and extensible	Model Checking
Cadence SMV	Garlan et al., AutoFocus		CTL, LTL or SMV		Refinement verification	Model Checking and Equivalence Checking
Maude	Cbabel, Lfp	Maude	LTL	Safety and liveness	Based on multiset rewriting system	Model Checking
UPPAAL	Fujaba	Timed-automata	TCTL	Safety and timed liveness	Real-time	Model Checking
...						

# Rewriting logic formalism for architecture description and analysis



# Why “Rewriting logic”?


23

- Semantic framework for concurrency formalisms
  - Executable semantics
- It can be used to give both, operational and denotational semantics to programming languages
- The logic of concurrent action and change
- Based on simple deduction rules
- A logical framework in which other logics can be represented

# Rewriting logic semantics project

24

- “The broad goal of the project is to develop a tool-supported computational logic framework for modular programming language design, semantics, formal analysis and implementation, based on rewriting logic.”



# Definition

25

- A labelled rewrite specification is a 4-uplet  $\mathcal{R} = (\Sigma, E, L, R)$ , where:
  - $\Sigma$  is a ranked alphabet of function symbols,
  - $E$  is a set of  $\Sigma$ -equations,
  - $L$  is a set of labels
  - and  $R$  is a set of elements ;  $R \subseteq L \times (T_{\Sigma, E}(X))^2$
- The rewrite signature of  $\mathcal{R}$  is the equational theory  $(\Sigma, E)$
- The elements in  $R$  are called rewrite rules and are often denoted by expressions of the form  $r: [t] \rightarrow [t']$

*State*

$\leftrightarrow$  *Term*

$\leftrightarrow$  *Proposition*

*Transition*

$\leftrightarrow$  *Rewriting*

$\leftrightarrow$  *Deduction*

*Distribruted Structure*  $\leftrightarrow$  *Algebraic Structure*  $\leftrightarrow$  *Propositional Structure*

# Rewriting rules

26

- Given a rewrite specification  $\mathcal{R}$ ,  $\mathcal{R} \vdash [t] \rightarrow [t']$  iff  $[t] \rightarrow [t']$  can be obtained by finite application of the following deduction rules:
  - Reflexivity:  $\forall [t] \in T_{\Sigma, E}(X), \frac{}{[t] \rightarrow [t]}$
  - Congruence:  $\forall f \in \Sigma_n, n \in \mathbb{N}, \frac{[t_1] \rightarrow [t'_1] \dots [t_n] \rightarrow [t'_n]}{[f(t_1, \dots, t_n)] \rightarrow [f(t'_1, \dots, t'_n)]}$
  - Replacement:  $\forall r : [t(x_1, \dots, x_n)] \rightarrow, [t'(x_1, \dots, x_n)] \in R$   
 $\frac{[\omega_1] \rightarrow [\omega'_1] \dots [\omega_n] \rightarrow [\omega'_n]}{[t(\bar{\omega}/\bar{x})] \rightarrow [t'(\bar{\omega}'/\bar{x}')]}$
  - Transitivity:  $\frac{[t_1] \rightarrow [t_2] [t_2] \rightarrow [t_3]}{[t_1] \rightarrow [t_3]}$

# Applications area

27

## Models of concurrent computation

- Equational programming
- Lambda calculi
- Petri nets
- CCS and  $\rho$ -calculus
- Actors

## Distributed architectures and components

- UML diagrams and metamodels
- Middleware architecture for composable services

## Reference Model for Open Distributed Processing

- Validation of OCL properties
- Model management and model transformations

## Operational semantics of languages

- Structural operational semantics (SOS)
- Agent languages
- Active networks languages
- Mobile Maude
- Hardware description languages

## Specification and analysis of communication protocols

- Active networks
- Wireless sensor networks
- FireWire leader election protocol

## Modeling and analysis of security protocols

- Cryptographic protocol specification language CAPSL
- MSR security specification formalism
- Maude-NPA

## Real-time, biological, probabilistic systems

- Real-Time Maude Tool
- Pathway Logic
- Pmaude

## Logical framework and meta-tool

- Linear logic
- Translations between HOL and Nuprl theorem provers
- Pure type systems
- Open calculus of constructions
- Tile logic

# Maude system

28

- High-level language and high-performance system
- Developed a SRI
- Features
  - Executability
  - High performance engine
  - Modularity and parameterization
  - Built in - booleans, number hierarchy, strings
  - Reflection - using descent and ascent functions
  - Search and model-checking

<http://maude.cs.uiuc.edu>



# Maude system

29

- Modules
  - Functional modules: equational logic
  - System modules: specify general rewrite theories
- Maude provides a range of efficient analysis commands:
  - Rewriting for simulation/prototyping
  - Search
  - ...
- Temporal logic model checking: check whether all possible behaviors from one initial state satisfies a temporal logic formula
  - only when reachable state space finite



# Maude's meta-level & meta-programming

30

- Rewriting logic is reflective
- The functional module META-LEVEL:
  - Maude terms are redefined
  - Maude modules are redefined
  - Moving between reflection levels: operations: upModule, upTerm, downTerm...
- Reducing a term to canonical form: metaReduce
- Rewriting a term in a system module: metaRewrite and metaFrewrite
- Maude versions:
  - Core Maude
  - Full Maude

# Full-Maude

31

- Full Maude is an extension of Maude
- Written in Maude itself
- Special syntax for object-oriented modules supporting object-oriented
  - Concepts such as objects, messages, classes, and multiple class inheritance.
  - Class declarations:

```
class Person | age : Nat , status : Status .
```
  - An object can be represented as a term

```
< "Peter" : Person | age : 35 , status : single >
```
- Full Maude itself can be used as a basis for further extensions, by adding new functionality
  - Declarative debuggers for Maude, for wrong and missing answers
  - Real-Time Maude tool for specifying and analyzing real-time systems

# Real-Time Maude

3232

- Particularly suitable to specify object oriented real-time systems
- Two types of rewrite rules:
  - ordinary rewrite rules
  - and tick rewrite rules,
- Real-Time rewrite theories
  - Timed modules
  - Or object oriented timed modules
- Analysis techniques
  - timed rewriting
  - untimed and time-bound search for states that are reachable from the initial state
  - time-bound linear temporal logic model checking

# Architecture description in Real-Time Maude

3333

- Main idea:
  - Topology → Static aspect
    - Components
    - Connectors
    - Configuration
    - The interfaces
  - Behaviour → Dynamic aspect

# Architecture description in Real-Time Maude

34/34


- Main idea:

Software architecture concepts	Real-Time Maude concepts
Component	Class
Component interface	A set of terms having the sort Service on top
Component computation	A set of rewrite rules
Connector	A set of rewrite rules
Types	Sorts
Communication events	Messages exchange
Configuration	A term having the sort System on top
Compositionality	Sub-class relationship

# Architecture description in Real-Time Maude (3)

3535

- Modular description



# Model checking with Maude

36

- Two levels of specification:
  - a system specification level,
  - a property specification level
- Temporal logic allows specification of properties such as
  - safety properties
  - and liveness properties
- Maude 2 includes a model checker to prove properties expressed in Linear temporal logic (LTL)

# Linear Temporal Logic

37

- Temporal operators:
  - Eventually:  $\diamond\varphi = \top \mathcal{U} \varphi$
  - Henceforth:  $\square\varphi = \neg\diamond\neg\varphi$
  - Release:  $\varphi \mathcal{R} \psi = \neg((\neg\varphi) \mathcal{U} (\neg\psi))$
  - Unless:  $\varphi \mathcal{W} \psi = (\varphi \mathcal{U} \psi) \vee (\square\varphi)$
  - Leads-to:  $\varphi \rightsquigarrow \psi = \square(\varphi \rightarrow (\diamond\psi))$
  - Strong implication:  $\varphi \Rightarrow \psi = \square(\varphi \rightarrow \psi)$
  - Strong equivalence:  $\varphi \Leftrightarrow \psi = \square(\varphi \leftrightarrow \psi)$
- Timed LTL
  - Time-bounded linear temporal logic model checking
  - The untimed linear temporal logic model checking



# Modelling components

3838

- Example: MF class

```
class MF | clock : Time, dly : Time,  
          computation : String, mode : String .  
  
op CmdService RF1Service RF2Service  
  : -> Service [ctor] .
```

# Master function behaviour

3939

MF behaviour	Real-Time Maude specification
Compute position	<pre> rl [MF-Compute-position] :   &lt; O : MF   mode : "cmd", computation : "Start" &gt; =&gt; &lt; O : MF   mode : "cmd", computation : "CmpPos" &gt; .           </pre>
Sending controls	<pre> rl [MF-Sending] :   &lt; O : MF   computation : "CmpPos" &gt; =&gt; &lt; O : MF   computation : "Send" &gt;    provide("CmdService") provide("RF1Service")    provide("RF2Service") .           </pre>
Period	<pre> rl [MF-Period] :   &lt; O : MF   clock : R, dly : 0, computation : "Send" &gt; =&gt; if R == 2 then   &lt; O : MF   clock : 0, dly : 0, computation : "Start" &gt;   else   &lt; O : MF   clock : R, dly : step, computation : "Send" &gt;   fi .           </pre>
MF failiure	<pre> rl [MF-Failiure] :   &lt; O : MF   &gt; =&gt; none .           </pre>

# RF1 behaviour

4040

RF1 behaviour	Real-Time Maude specification
Receive a message	<pre> crl [RF1-Receive-require-message] :   &lt; O : RF1   clock : R, dly : R' &gt; require("RF1Service") =&gt; &lt; O : RF1   clock : 0, dly : 0 &gt; if R &lt;= 4 .           </pre>
Advance time if no message is received	<pre> crl [RF1-No-message-advance-time] :   {&lt; O : RF1   clock : R, dly : 0 &gt; Conf} =&gt; {&lt; O : RF1   clock : R, dly : step &gt; Conf} if R &lt;= 4 and not(existe(require("RF1Service"), Conf)) .           </pre>
Move to cmd mode	<pre> crl [RF1-Move-to-cmd-mode] :   &lt; O : RF1   clock : R, dly : R', mode : "off", computation : "Start" &gt; =&gt; &lt; O : RF1   clock : 0, dly : 0, mode : "cmd", computation : "Cmd" &gt; if R &gt; 4 .           </pre>
Compute position	<pre> rl [RF1-Compute-position] :   &lt; O : RF1   mode : "cmd", computation : "Cmd" &gt; =&gt; &lt; O : RF1   mode : "cmd", computation : "CmpPos" &gt; .           </pre>
Sending controls	<pre> rl [RF1-Sending] :   &lt; O : RF1   computation : "CmpPos" &gt; =&gt; &lt; O : RF1   computation : "Send" &gt; provide("CmdService")    provide("RF1Service") provide("RF2Service") .           </pre>
Period	<pre> rl [RF1-Period] :   &lt; O : RF1   clock : R, dly : 0, computation : "Send" &gt; =&gt; if R == 2 then &lt; O : RF1   clock : 0, dly : 0, computation : "Cmd" &gt;    else &lt; O : RF1   clock : R, dly : step, computation : "Send" &gt; fi .           </pre>
RF1 failiure	<pre> rl [RF1-Failiure] : &lt; O : RF1   mode : "Cmd" &gt; =&gt; none .           </pre>



# Modelling connections

41/41

Connectors behaviour	Real-Time Maude specification
Analogical bus	<pre>r1 [Analogical-bus] :   provide("CmdService") =&gt; require("CmdService") .</pre>
Digital bus with maximal latency 2	<pre>r1 [Digital-bus-2] :   provide("RF1Service") =&gt; tempRequire("RF1Service", 2, 0, 0) . crl [tempRequire-to-require] :   tempRequire("RF1Service", R, R', R'') =&gt; require("RF1Service") if R'' &gt;= R' and R'' &lt;= R .</pre>
Digital bus with maximal latency 4	<pre>r1 [Digital-bus-4] :   provide("RF2Service") =&gt; tempRequire("RF2Service", 4, 0, 0) . crl [tempRequire-to-require] :   tempRequire("RF2Service", R, R', R'') =&gt; require("RF2Service") if R'' &gt;= R' and R'' &lt;= R .</pre>

# Advancing time

42/42

- A synchronous rule that increases all clock attribute values:

```
cr1 [tick] :  
  {C:Configuration} => {delta(C:Configuration, R)} in time R  
if mte(C:Configuration) == true .
```

- `mte` : operation that describes advancing time condition
- `delta` : operation that models the effect of time elapse on the system

# System verification

43/43

- The system's initial state:

```
ops AileronInst MFinst RF1Inst RF2Inst : -> Oid [ctor] .

op initState : -> System [ctor] .

eq initState = { < AileronInst : Aileron | clock : 0, dly : 0,
  computation : "Start" >

  < MFinst : MF | clock : 0, dly : 0,  computation : "Start",
  mode : "Cmd" >

  < RF1Inst : RF1 | clock : 0, dly : 0, computation : "Start",
  mode : "Off" >

  < RF2Inst : RF2 | clock : 0, dly : 0, computation : "Start",
  mode : "Off" > } .
```

# System verification

44

- First property:

- The aileron should not remain without control more than 16 ms (AileronCMD property).

```
op AileronCMD : -> Prop [ctor] .
```

```
eq {< 0 : Aileron | clock : R', dly : R'',  
      computation : S >  
    Rest:Configuration} |= AileronCMD = (R' > 16) .
```

```
Maude > (mc {initState} |=u [] ~ AileronCMD .)  
rewrites: 51475 in 116ms cpu (114ms real) (443723  
rewrites/second)  
Untimed model check {initState} |=u []~ AileronCMD in  
AIRCRAFT-CHECK      with mode default time increase 1  
Result Bool :  
  true
```

# System verification

45

## ■ Second property

- There must be only one function controlling the aileron at a time (NbrFCmd property).

```
op NbrFCmd : -> Prop [ctor] .
eq {< MFInst : MF | mode : "Cmd" > < RF1Inst : RF1 |
    mode : " Cmd" >
    Rest:Configuration} |= AileronCMD = true .
...
```

```
Maude > (mc {initState} |=u [] ~ NbrFCmd .)
rewrites: 54617 in 96ms cpu (96ms real) (568891
rewrites/second)
Untimed model check {initState} |=u []~ NbrFCmd in AIRCRAFT-
CHECK          with mode default time increase 1
Result Bool :
  true
```



# System verification

46/46

- Deadlock freeness:

```
Maude > (utsearch {initState} =>! GS:GlobalSystem .)
rewrites: 49226 in 88ms cpu (88ms real) (559348 rewrites/second)
Untimed search in AIRCRAFT-CHECK {initState} =>! GS:GlobalSystem
      with mode default time increase 1 :
No solution
```


# Current situation

47

- Why is there so many ADL?
  - Express different needs
  - Different domains
  - Different analysis
  - Some of them are mostly similar
  - Some are only research prototypes

# Current situation

48



# Problems to solve

49

- From ADL side
  - High degree of formalization
  - Difficult to integrate within industrial life-cycle
  - Limited number of analysis tools
  - Limited industrial support
  
- From formal methods side
  - State explosion problem

Thank you for your  
attention

# References

51

- Christel Baier and Joost-Pieter Katoen. 2008. *Principles of Model Checking (Representation and Mind Series)*. The MIT Press.
- Ivano Malavolta, Patricia Lago, Henry Muccini, Patrizio Pelliccione, and Antony Tang. 2013. What Industry Needs from Architectural Languages: A Survey. *IEEE Trans. Softw. Eng.* 39, 6 (June 2013), 869-891.
- Jernimo Castrilln Mazo and Rainer Leupers. 2013. *Programming Heterogeneous Mpsocs: Tool Flows to Close the Software Productivity Gap*. Springer Publishing Company, Incorporated.
- José Meseguer and Grigore Roşu. 2013. The rewriting logic semantics project: A progress report. *Inf. Comput.* 231 (October 2013), 38-69.
- Nenad Medvidovic and Richard N. Taylor. 2000. A Classification and Comparison Framework for Software Architecture Description Languages. *IEEE Trans. Softw. Eng.* 26, 1 (January 2000), 70-93.
- Pengcheng Zhang, Henry Muccini, and Bixin Li. 2010. A classification and comparison of model checking software architecture techniques. *J. Syst. Softw.* 83, 5 (May 2010), 723-744.
- Peter Csaba Ölveczky. Real-Time Maude 2.3 Manual. Department of Informatics, University of Oslo, (August 8, 2007)

