Hardware, Software, and Application Co-Design on the Frontier and Lumi Systems

Jakub Kurzak, Gina Sitaraman, Leopold Grinberg, Asitav Mishra, Nicholas Malaya, Paul Bauman, George Markomanolis, <u>Samuel</u> <u>Antao</u>

ZIH Colloquium – TU Dresden 27/04/2023 AMD together we advance_

Enabled by AMD Instinct[™] GPUs

COMPUTING

FACILITY



National Laboratory

- OLCF Frontier reached 1.1 ExaFLOPS on the High Performance Linpack (HPL) benchmark becoming the first system ever to reach an ExaFLOP of 64-bit (Double Precision) performance on the June 2022 Top500 list.
- Most FLOPs coming from AMD Instinct[™] GPU accelerators
- It is officially the world's first Exascale Supercomputer
- It is officially the most power efficient Supercomputer in the world **at scale:** More science per watt





together we advance_

Enabled by AMD Instinct[™] GPUs



- LUMI is hosted in Finland by CSC with many other countries in the consortium alongside the EuroHPC Joint Undertaking initiative
- Most FLOPs coming from AMD Instinct[™] GPU accelerators







AMD together we advance_

[Public]

AMD Instinct[™] GPUs



2ND GENERATION CDNA ARCHITECTURE TAILORED-BUILT FOR HPC & AI



AMD together we advance_

[Public]

[Public]

Agenda

- 1. Cases about packed FP32 operations
- 2. Matrix Cores and MPI scalability
- 3. Optimizing CP2K for AMD GPUs
- 4. Tuning and profiling around SHOC
- 5. Evolving programming models
- 6. Communication tunning in ML workloads

Packed FP32

FP64 PATH USED TO EXECUTE TWO COMPONENT VECTOR INSTRUCTIONS ON FP32

DOUBLES FP32 THROUGHPUT PER CLOCK PER COMPUTE UNIT

> pk_FMA, pk_ADD, pk_MUL, pk_MOV operations



https://www.amd.com/en/technologies/infinity-hub/mini-hacc

[Public]

6

AMD together we advance_

Refactoring code to emit PACKED FP32 instructions

}

}

Original

Modified to use Packed FMA32

```
float vxi = 0.0f, vyi = 0.0f, vzi = 0.0f;
for (int j = hipThreadIdx_x; j < count1; j += hipBlockDim_x) {
    float dx = xx1[j] - xxi;
    float dy = yy1[j] - yyi;
    float dz = zz1[j] - zzi;
    float dist2 = dx*dx + dy*dy + dz*dz;
    if (dist2 < fsrrmax2) {
      float rtemp = (dist2 + rsm2)*(dist2 + rsm2)*(dist2 + rsm2);
      float f_over_r = massi*mass1[j]*(1.0f/sqrt(rtemp) - (ma0 +
dist2*(ma1 + dist2*(ma2 + dist2*(ma3 + dist2*(ma4 + dist2*ma5))))));
      vxi += fcoeff*f_over_r*dx;
      vyi += fcoeff*f_over_r*dz;
    }
}
```

float2 vxi = 0.0f, vyi = 0.0f, vzi = 0.0f; for (int j = hipThreadIdx_x; j < count1; j += 2*hipBlockDim_x) { float2 dx = {xx1[j] - xxi, xx1[j+ hipBlockDim_x] - xxi}; float2 dy = {yy1[j] - yyi, yy1[j+ hipBlockDim_x] - yyi}; float2 dz = {zz1[j] - zzi, zz1[j+ hipBlockDim_x] - zzi}; float2 dist2 = dx*dx + dy*dy + dz*dz; if (dist2 < fsrrmax2) { float2 rtemp = (dist2 + rsm2)*(dist2 + rsm2)*(dist2 + rsm2); float2 f_over_r = massi*mass1[j]*(1.0f/sqrt(rtemp) - (ma0 + dist2*(ma1 + dist2*(ma2 + dist2*(ma3 + dist2*(ma4 + dist2*ma5)))))); vxi += fcoeff*f_over_r*dx; vyi += fcoeff*f_over_r*dz;

https://www.amd.com/en/technologies/infinity-hub/mini-hacc

AMD together we advance_

AMDA

Biomedical Knowledge Base Analysis

1 ExaFLOPS Biomedical Knowledge Base Analysis

- COAST / SnapShot project at ORNL
 - mining large datasets of biomedical literature (PubMed, SPOKE)
 - tens of millions of publications
 - hundreds of thousands of concepts
- discovering unknown connections, e.g.
 - new link between a symptom and a toxin
 - new candidate drug for a disease
- classic graph-theoretical approach to data mining
 - solving the All-Pairs-Shortest-Path problem
 - Floyd-Warshall algorithm (classic example of dynamic programming)
 - semiring algebra (GEMM / matrix multiply-like kernels)
- SC22 Gordon Bell finalist
 - focus on COVID research
 - https://dl.acm.org/doi/abs/10.5555/3571885.3571892
 - https://www.computer.org/csdl/proceedings-article/sc/2022/544400a061/110bSLIULiU

1 ExaFLOPS Biomedical Knowledge Base Analysis

- key architectural extension packed FP32 math
 - double-throughput of FP32 operations
 - without the use of Matrix Engines
- main kernel implementing a semiring operation
 - GEMM-like kernel using addition and minimum
 - implementation in HIP using the float2 type
 - 15.3 TF per GCD
 - 30.6 TF per MI250X OAM





1 ExaFLOPS Biomedical Knowledge Base Analysis

Nodes	Vertices (Million)	Memory (in TB)	Time (Secs)	PFlops/s	Fractional Peak	
Summit Fastest Run (in GPU)						
4096	4.43	209	1280	135.9	70%	
		Frontier Fc	astest Rur	l		
9200	7.06	399	702	1004	75%	
		Frontier Lo	irgest Rui	n		
9025	18.6	2,768	13800	945	73%	

- 1.004 EF using 9,200 nodes of Frontier
 - 36,800 MI250X GPUs
 - 73,600 GCDs
- compared to 136 PF on Summit
 - 7x faster

AMD

Matrix Cores

2nd GENERATION MATRIX CORES

OPTIMIZED COMPUTE UNITS FOR MATRIX OPERATIONS

DOUBLE PRECISON (FP64) MATRIX CORE THROUGHPUT REPRESENTATION	MI100 MATRIX CORES OPS/CLOCK/COMPUTE UNIT	MI250X MATRIX CORES OPS/CLOCK/COMPUTE UNIT
	No FP64 Matrix Core	256 FP64
	256 FP32	256 FP32
	1024 FP16	1024 FP16
	512 BF16	1024 BF16
	512 INT8	1024 INT8

https://developer.amd.com/wp-content/resources/CDNA2_Shader_ISA_18November2021.pdf

[Public]

2nd GENERATION MATRIX CORES

OPTIMIZED COMPUTE UNITS FOR MATRIX OPERATIONS

```
#define M 16
#define M 16
#define K 4

using float4 = __attribute__( (__vector_size__(K * sizeof(float)) )) float;

__global__ void sgemm_16x16x4(const float *A, const float *B, float *D)
{
    float4 dmn = {0};
    int mk = threadIdx.y + K * threadIdx.x;
    int kn = threadIdx.x + N * threadIdx.y;
    float amk = A[mk];
    float bkn = B[kn];
    dmn = __builtin_amdgcn_mfma_f32_16x16x4f32(amk, bkn, dmn, 0, 0, 0);
    for (int i = 0; i < 4; ++i) {
        const int idx = threadIdx.x + i * N + threadIdx.y * 4 * N;
        D[idx] = dmn[i];
    }
}</pre>
```

- Current support for using MFMA instructions:
 - AMD libraries: rocBLAS
 - AMD rocWMMA library
 - LLVM[™] builtin compiler intrinsic functions
 - Inline assembly

https://gpuopen.com/learn/amd-lab-notes/amd-lab-notes-matrix-cores-readme/

https://github.com/ROCmSoftwarePlatform/rocWMMA

Public]

THE HPCG BENCHMARK

- High Performance Conjugate Gradient (HPCG)
 - Solves the 3d Poisson equation (heat diffusion) via iterative solve (conjugate gradient)
 - ▲ Sparse linear solver (SpMV), low arithmetic intensity
 - Broadly representative of many HPC codes
 - Memory bandwidth scaling (SpMV, Gauss-Seidel)
 - ▲ MPI collectives (all-reduce)
 - ▲ MPI sendrecvs (halo exchange)
 - Weak scaling benchmark



[Public]

HPCG SCALING ON FRONTIER

Data Gathered By: Paul Bauman, AMD

▲ HPCG

- ▲ Weak scaling benchmark
- ▲ Nearly ideal scalability
- ▲ From 1 -> 9000+ nodes
- ▲ Implemented via MPI
- ▲ HPE Cray MPI
 - ▲ Slingshot interconnect
 - ▲ GPU-aware MPI
- ▲ Why does it scale well?
 - ▲ Low-latency
 - ▲ Low tail-latency



AMD together we advance_

AMDA

Optimizing CP2K for AMD GPUs

CP2K Introduction

- CP2K Project: <u>https://www.cp2k.org</u>
- Quantum Chemistry and Solid-State Physics package
 - Performs simulations of solid state, liquid, molecular and biological systems
- Written in Fortran 2008, a little C++
- 16 dependencies and counting (several with GPU backends)
- Parallelized with multi-threading (OpenMP[®]), MPI, and HIP/CUDA



Key Contributions

- Contributions from CP2K developer community:
 - Several HIP backends: GRID, PW, DBCSR, COSMA
- Setting CPU thread affinity and GPU affinity based on node topology
- Using GPU aware MPI or RCCL for collectives in COSMA
 - Fast interconnects between GPU devices lower communication latency
 - With NICs directly connected to the GPUs, inter-node communication latency is lower
- Using GPU aware MPI in DBCSR
 - Keeping data in GPU memory and moving some computations from CPU to GPU reduced contention on CPU resources and sped up other asynchronous CPU activity
- OpenMP[®] parallelization of CPU intensive regions
 - Better utilization of CPU cores



Lessons Learned

- Use NPS4 configuration as opposed to NPS1 and set CPU thread affinity and GPU affinity
 - Maximized use of system resources such as memory controllers, CPU cores, GPUs, and NICs
 - Improved CPU memory bandwidth utilization
 - Threads of a process are mapped to the same NUMA domain, thereby sharing L3 cache
 - Processes' threads should be mapped to CPU cores closest to the device assigned to that process in order to improve H2D and D2H data transfers rates
- Use GPU aware MPI where applicable
 - NICs attached directly to the GCDs lower inter-node communication latency
 - Fast Infinity Fabric™ links between GCDs on MI250X GPUs lower communication latency between GPU devices
- Use multiple processes sharing the same device (GCD)
 - Improved CPU resource utilization
- Use __launch_bounds__ to reduce register spills
- Application Specific Tuning
 - Select a square grid of processes, for example, running 16 ranks vs 8 ranks on 8 MI250X GCDs
 - Lower communication overhead and improved CPU memory bandwidth utilization in COSMA
 - Using larger tile sizes in COSMA resulted in fewer calls to rocBLAS and higher computational load in each call
- Avoid use of complicated schemes involving numerous streams and event-based synchronization across CPU threads -keep code simple

AMDA

Optimizing SHOC for AMD GPU

SHOC – What is it?

Public]

- Scalable HeterOgeneous Computing Benchmarks
- Collection of HPC specific benchmarks to test a system for:
 - performance (stress tests)
 - stability (correctness)
- Levels of Parallelization:
 - Serial (per device)
 - Embarrassingly Parallel (multi-node/devices but no communication)
 - Truly Parallel (multi-node/devices with communication)
- Accelerator Programming Models:
 - CUDA
 - OpenCL[™]
- Multi-node, multi-devices, MPI
- Classes of Benchmarks
 - Level0 (baseline synthetic tests): BusSpeed, DeviceMemory, MaxFlops
 - Level1 (fundamental algorithms): bfs, fft, gemm, md, spmv, and more
 - Level2 (proxy applications): s3d, qtclustering



Optimization Approach

- Optimization Process
 - 1. Roofline Analysis
 - Omniperf to place current performance of your kernels on the roofline and if you've reached peak expected numbers for your hardware
 - 2. Profile hotspots
 - First find where runtime is being spent to focus optimization efforts (largest ROI)
 - Two options:
 - rocprof with tracing flags turned on
 - Omnitrace
 - 3. Profile HW counters
 - Find what pieces of the hardware are stressed the most. What piece of hardware is limiting performance?
 - Two options:
 - rocprof
 - Omniperf
 - 4. Adjust algorithm or make changes
 - 5. Test performance of changes.
 - 6. Repeat

SHOC – Scan

Public]

- Scan performs the 'parallel prefix sum'
 - Serial O(n) => Parallel O(n/p + log(p)) with p=procs, n=problem size
- Memory bound kernels
 - Reduction kernel
 - Blocks read coalesced array, but in noncontiguous pattern (strided by grid size)
 - Shared memory for intrablock summation
 - Bottom Scan kernel
 - Shared memory for intrablock summation

```
1 template <class T, class vecT, int blockSize>
     global void
   bottom_scan(const T*
                       T* __restrict__ g_idata,
T* __restrict__ g_odata,
            const T* __restrict__ g_block_sums
 8 #if CUDA ARCH <= 130
       HIP DYNAMIC SHARED(volatile float, sdata)
 10 #0100
14
       // Define block bounds and other variables ...
17
        // Seed the bottom scan with the results from the top scan (i.e. load the per
       // block sums from the previous kernel)
       if (threadIdx.x == 0)
         s seed = g block sums[blockIdx.x];
20
21
22
23
24
25
26
27
28
29
30
31
32
33
        syncthreads();
        // Scan multiple elements per thread
        while (window < block stop)</pre>
             vecT val 4;
            if (i < \overline{b}lock stop) // Make sure we don't read out of bounds
                 val_4 = g_idata4[i];
            else
                 val 4.x = 0.0f; val 4.y = 0.0f; val 4.z = 0.0f; val 4.w = 0.0f;
34
35
36
            // Serial scan in registers
            val_4.y += val_4.x;
            val_4.z += val_4.y;
            val 4.w += val 4.z;
39
            // ExScan sums in shared memory
40
41
            T res = scanLocalMem<T, blockSize>(val 4.w, (volatile T*) sdata);
            // Update and write out to global memory
            val 4.x += res + s seed;
            val_4.y += res + s_seed;
            val 4.z += res + s seed;
            val 4.w += res + s seed;
            // Make sure we don't write out of bounds
49
50
51
            if (i < block stop)</pre>
                g_odata4[i] = val_4;
52
53
54
55
56
57
              svncthreads():
            \overline{//} Next seed will be the last value
            if (threadIdx.x == blockSize-1) s seed = val 4.w;
            // Advance window
            window += blockSize;
58
59
60 }
61
             i += blockSize;
```

SHOC – Scan Performance Analysis

Kernels timestamps using <u>rocprof</u> stats

Name	Calls	TotalDurationNs	AverageNs	Percentage
bottom_scan	2560	1481385388	578666	59.510050767238
reduce	2560	098459510	390023	40.1100055464646
scan_single_block	2560	9457949	3694	0.379943686297483

- Memory bound region
 - Largely latency bound
- HBM: 69.3 GB/s

[Public]



SHOC – Scan timelines

- Kernels time trace using <u>rocprof</u> --hip-trace or <u>Omnitrace</u>
- GPU kernels busy (no gaps)
- Delays in hipLaunchKernels

				201
2027529.4 5 + 556.3 ws +122.1 us +121.0 us +121.0 us	42100 42100 42100 42100 42100 42100 42100	+102.1mm +102.5mm +102.5mm +102.5mm +102.5mm +102.5mm +102.5mm +102.5mm	112 3 m 123 3 m	1203.3 min 1203.5 min 1203.5 min 1203.5 min 1
CPU HIP API 2		hydrextigedroxiae		19 2-
▲ GPUD 6				
Thread 1 COPY 1 COPY 1				
Slices Flow Events				₹ ✓ Selected range: 251.098431 ms
Name hicknentSynchronize	Wall duration (ms) 500.847 244.603	Avg Wall duration (ms) 122.3015	Occurrences 3082 2	
void betrom_scan <float, 4u="" hip_vector_type<float,="">, 256>(float const*, float*, float c void reduce<float, 256="">(float const*, float*, int) hip/Memop</float,></float,>	const*, int) 147.15 99.528 2.729	0.574804 0.388781 2.729	256 256 1	
CopyDevice Velost hipLaunchKent void scan_single_pock <float, 256="">(float*, int)</float,>	2.668 1.767 0.81	2.668 0.0023 0.003164	1 768 256	
hipPushCallCanfiguration hipPushCallCanfiguration hipEventRecord	0.768 0.047 0.009	0.001 0.001 0.01175 0.0045	768 4 2	
			_	
		Zoomod		
		Zoomed		
	105 mm 620 3 mm	216 3 mm	111	1 1 1 1 1 1 1 1 1 1 1
	-		-	
227539.4 s + 552.3 ms +96.7 us +196	17 ts 4266.7 us 4396.7 us 4498,7 ts 4596.7 us	+696.7 us +796.7 us +896.7 us +996.7 us +1.1 ms	41.2 ms 41.5 ms 41.6 ms 41.6 ms	41.7 ms 41.8 ms 41.9 ms
2 PIDA DI 2				
broad 3370817				
CPU0.6				
Ihread 1	void reduce <float, 256="">(float const*, float*, int)</float,>	void bottom_scan-float, HIP_vector_type=float, 4w>, 256>(float const*, float*,	Reat const*, int) void reduce+Reat, 256+(Reat const*, Reat*, int)	void bottom_scan <float, 44<="" hip_vector_type<float,="" td=""></float,>
 COPY 1 				
Current Selection Flow Events				
Slice Details Name	void bottom_scan <float, 4u="" hip_vector_type<float,="">, 256>(f</float,>	loat const*, float*, float const*, int)	Preceding flows	
Category Start time	null 553ms 64us		Slice	↗ hipLaunchKerne 301us
Duration Thread duration	577us 0s (0.00%)		Thread	NULL (CPU HIP API
Process Slice ID	GPU0 6		args BeninNs	2027520016220056
500 TB			Data -	5027559910239050 NULL 577199
			EndNs - Name -	3027539916816178 void bottom scandl
			mune ·	Void bottom_Scalien



SHOC – Scan Analysis Continued...

More performance data from Omniperf

[Public]

	s	Speed of Light		
Metric			Theoretical Max	Pct-of-Peak
VALU FLOPs	76	GFLOPs	23,936	0%
VALU IOPs	117	GOPs	23,936	0%
Active CUs	68	CUs	110	62%
LDS BW	412	GB/sec	23,936	2%
Wave Occupancy	243	Wavefronts	3,520	7%
Wave Occupancy per ActiveCU	4	Wavefronts	32	11%



		Wavefront Stats		
Metric	Avg	Min	Max	Unit
Instr/wavefront	22,601	10,383	35,508	Instr/wavefront
Wave Cycles	778,081	605,779	947,839	Cycles/wave
Dep Waiting Cycles	694,880	565,331	846,408	Cycles/wave
Issue Wait Cycles	18,749	1,464	39,860	Cycles/wave
Active Cycles	63,887	37,389	93,225	Cycles/wave
Wavefront Occupan	243	216	248	Wavefronts

SHOC – Scan Optimization/Tuning

Increase global problem size

[Public]

- LDS utilization improvements
 - Increase workgroup size (blocksize)
 - Launch bounds
- Total number of blocks

•								
88 89 90	<pre>template <class '="" class="" pre="" runtest(string="" t,="" testn="" void="" {<=""></class></pre>	vecT> ame, ResultDatabase &resul	tDB, OptionPars.	88 temp 89 void 90 {	olate d Run	e <class class="" t,="" vect=""> Test(string testName, Res</class>	ultDatabase a	&resultDB, OptionPa
91	int probSizes[4] = {	8, 32, 64, 128 };		91	int	probSizes[4] = { 1, 8, 32	<mark>, 64</mark> };	
92 93 94	<pre>int size = probSizes[</pre>	;	92 93 94	int	<pre>size = probSizes[op.get0p</pre>	tionInt("siz	e")-1];	
95	// Convert to MiB size = (size * 1024 *	1024) / sizeof(T);		95 96	// C size	convert to MiB e = (size * 1024 * 1024) /	<pre>sizeof(T);</pre>	
97	15 lines, specto incu			97	15 1	inco, encoto incut data a	- CDU	
113 114	h_idata[i] = i % 1 h_odata[i] = -1;	2; // Fill with some patte	rn	113 114	13 U	h_idata[i] = i % 2; // Fi h_odata[i] = -1;	ll with some	pattern
115	}			115	}			
110 117 118	// Thread configuration // Note: changing thi	on s may require updating the	e kernel calls b	117 118	// T // N	hread configuration lote: changing this may re	quire updati	ng the kernel calls
119	int num_blocks = 102	4;		119	int	num_blocks = <mark>6</mark> 4;		
120	int num_threads = 102	<mark>4</mark> ; f(T) * num throadc:		120	int	num_threads = $\frac{256}{5}$;	um throads:	
122	111C Smem_S12e = S12e0	r(r) · num_criteaus,		121	THE	Sillell_SIZE - SIZEOT(T) T	um_threads,	
123	<pre>// Allocate device me</pre>	mory		123	// A	llocate device memory		
124	T* d_idata, *d_odata,	*d_block_sums;		124	T* d	_idata, *d_odata, *d_bloc	k_sums;	
125	CUDA_SAFE_CALL(hipMal	loc((void**) &d_idata, byt	es));	125	CUDA	SAFE_CALL(hipMalloc((voi	d**) &d_idat	a, bytes));
120	+ 25 lines: CUDA SAFE C	All (hipMalloc((void**) &d	.es)); block sums num	+ 127 +	25 1	ines: CUDA SAFE CALL(hipM	lalloc((void*)	a, bytes)); *) &d block sums in
152	for (int $i = 0; i$	< iters: i++)	DEOCK_SUMS, HUM	152	2J (for (int $i = 0$: $i < iters$: i++)	y dd_btotk_sums, i
153	{			153		{		
154 155	// For scan,	we use a reduce-then-scan	approach	154 155		// For scan, we use a	reduce-then	-scan approach
150	// Each thread	a plock gets an equal port	ion of the	156		// Each thread block	gets an equa	L portion of the
158	hipLaunchKern	elGGL((reduce <t. <b="">1024>). d</t.>	lim3(num blocks)	158		hipLaunchKernelGGL((r	educe <t. 256<="" td=""><td>>). dim3(num blocks</td></t.>	>). dim3(num blocks
159				159				
160	// Next, a to	p-level exclusive scan is	performed on th	160		// Next, a top-level	exclusive sc	an is performed on
161	// of block s	ums		161		// of block sums		
162	hipLaunchKern	elGGL((scan_single_block <i< th=""><th>, <mark>1024</mark>>), dim3(</th><th>162</th><th></th><th>hipLaunchKernelGGL((s</th><th>can_single_b</th><th>lock<l, <mark="">256>), dim:</l,></th></i<>	, <mark>1024</mark> >), dim3(162		hipLaunchKernelGGL((s	can_single_b	lock <l, <mark="">256>), dim:</l,>
114	// Finally, a	bottom-level scan is perf	ormed by each b	164		// Finally, a bottom-	level scan i	s performed by each
165	// that is se	eded with the scanned valu	e in block sums	165		// that is seeded wit	h the scanne	d value in block su
166	hipLaunchKern	elGGL((bottom_scan <t, th="" vect<=""><th>⁻, <mark>1024</mark>>), dim3(</th><th>166</th><th></th><th>hipLaunchKernelGGL((b</th><th>ottom_scan<t< th=""><th>, vecT, <mark>256</mark>>), dim3</th></t<></th></t,>	⁻ , <mark>1024</mark> >), dim3(166		hipLaunchKernelGGL((b	ottom_scan <t< th=""><th>, vecT, <mark>256</mark>>), dim3</th></t<>	, vecT, <mark>256</mark> >), dim3
	0	ptimized				Baseline		
	12. Local D 12.1 Speed-	Data Share (LDS) ∙of-Light		12. Loc 12.1 Sp	cal D beed-	ata Share (LDS) of-Light		
	Index	Metric	Value	Index	¢	Metric	Value	
	12.1.0	Utilization	6.15	12.1.	. 0	Utilization	1.16	
	12.1.1	Access Rate	0. <mark>20</mark>	12.1.	1	Access Rate	0. <mark>06</mark>	
	12.1.2	Bandwith (Pct-of-Peak)	6.22	12.1.	2	Bandwith (Pct-of-Peak)	1.16	
	12.1.3	Bank Conflict Rate	0.00	12.1.	.3	Bank Conflict Rate	0.00	

SHOC – Optimized Scan Rooflines

Scan				
- Opti	mize	d kernels		
Name	Calls	TotalDurationNs	AverageNs	Percentage
bottom_scan	2560	695794753	271794	67.1713590386869
reduce	2560	329791391	128824	31.8377450206627
scan_single_block	2560	10264199	4009	0.990895940650376

- Better LDS Utils: 2217 Gb/s (9% peak)
- Occupancy improved
 - 106/110 active CUs (96% peak)
 - 2970 Wavefronts (84% peak)
- HBM: 333.5 GB/s





SHOC – Optimized Scan timelines

[Public]

Reduced kernel duration and launch times **Baseline Scan** CPU HIP API 2 hipEventRec... hipLaunchKe... Thread 3370817 ∧ GPU0 6 Thread 1 COPY 1 Current Selection Flow Events Slice Details Name void bottom_scan<float, HIP_vector_type<float, 4u>, 256>(float const*, float*, float const*, int) Preceding flows null <u>553ms 6</u>4us Category Slice Start time Delay Duration 577us Thread Thread duration Os (0.00%) **Optimized Scan** +95.7 ∧ CPU HIP API 2 hipEv... Thread 3370094

🔺 GPU0 6 Thread 1 void reduce<float, 1024>(float const*, float*, int) void reducesfloat 1024>(float const* float* int) void bottom scanefloat HIP vector typesfloat 4u> 1024>(float co COPY 1 Current Selection Flow Events Slice Details void bottom_scan<float, HIP_vector_type<float, 4u>, 1024>(float const*, float*, float const*, int) Name Preceding flows Category nu 472ms 185us Slice ↗ hipLaunchKernel Start time Delay 152us 272us Duration

void bottom_so

↗ hipLaunchKernel

NULL (CPU HIP API 2)

391us

[Public]

SHOC – Optimized vs Baseline Scan

- Improved VALU FLOPs/IOPs
- Increased LDS BW
- Increased occupancy (Active CUs, Wave occupancy)

Wavefront Life	
Current (Cycles)	Baseline (Cycles)
49,046	694,880
11,298	18,749
2,706	63,887
	Wavefront Life Current (Cycles) 49,046 11,298 2,706

				Speed of	Light		
VALU FLOPs	GFLOPs	428	76	23,936	23,936	2%	0%
VALU IOPs	GOPs	970	117	23,936	23,936	4%	0%
MFMA FLOPs (BF16)	GFLOPs			95,744	95,744	0%	0%
MFMA FLOPs (F16)	GFLOPs			191,488	191,488	0%	0%
MFMA FLOPs (F32)	GFLOPs			47,872	47,872	0%	0%
MFMA FLOPs (F64)	GFLOPs			47,872	47,872	0%	0%
MFMA IOPs (Int8)	GOPs			191,488	191,488	0%	0%
Active CUs	CUs	106	68	110	110	96%	62%
SALU Util - %	pct			100	100	5%	1%
VALU Util - %	pct			100	100	13%	2%
MFMA Util - %	pct			100	100	0%	0%
MFMA CoExec Rate - %	pct			100	100		
Unpredicated Threads/W	Threads	64	64	64	64	100%	100%
IPC - Issue	Instr/cycle						
LDS BW	GB/sec	2,217	412	23,936	23,936	9%	2%
LDS Bank Conflict	Conflicts/a			64	64	0%	0%
Instr Cache Hit Rate	pct	100	100	100	100	100%	100%
Instr Cache BW	GB/s	954	146	6,093	6,093	16%	2%
Const Cache Hit Rate	pct	99	80	100	100	99%	80%
Const Cache BW	GB/s			6,093	6,093	1%	0%
L1 Cache Hit Rate	pct			100	100	0%	0%
L1 Cache BW	GB/s	1,030	202	11,968	11,968	9%	2%
TC2TD Stall	pct	64		100	100	64%	43%
TD Busy	pct	88		100	100	88%	51%
L2 Cache Hit Rate	pct	17	17	100	100	17%	17%
L2-EA Read BW	GB/s	779	144	1,638	1,638	48%	9%
L2-EA Write BW	GB/s	256	59	1,638	1,638	16%	4%
L2-EA Read Latency	Cycles	709	316				
L2-EA Write Latency	Cycles	11,384	230				
Wave Occupancy	Wavefronts	2,970	243	3,520	3,520	84%	7%
Wave Occupancy per Act	Wavefronts	28	4	32	32	88%	11%
Instr Fetch BW	GB/s	466		3,046	3,046	15%	2%
In sta Estabilistan su	0						

AMDA

Evolving programming models

[Public]

COHERENT PROGRAMMING MODEL: SIMPLICITY

CPU CODE	GPU CODE	COHERENT CODE
double* in_h = (double*)malloc(Msize); double* out_h = (double*)malloc(Msize);	<pre>double* in_h = (double*)malloc(Msize); double* out_h = (double*)malloc(Msize); hipMalloc(∈_d, Msize); hipMalloc(&out_d, Msize);</pre>	<pre>double* in_h = (double*)malloc(Msize); double* out_h = (double*)malloc(Msize);</pre>
<pre>for (int i=0; i<m; cpu_func(in_d,="" i++)="" in_h[i]=";" initialize="" m);<="" out_d,="" pre=""></m;></pre>	<pre>for (int i=0; i<m; gpu_func<<="" hipmemcpy(in_d,in_h,msize);="" i++)="" in_h[i]=";" initialize="">>(in_d, out_d, M); hipDeviceSynchronize(); hipMemcpy(out_h,out_d,Msize);</m;></pre>	<pre>for (int i=0; i<m; gpu_func<<="" i++)="" in_h[i]=";" initialize="">>(in_h, out_h, M); hipDeviceSynchronize();</m;></pre>
<pre>for (int i=0; i<m; cpu-process="out_h[i];</pre" i++)=""></m;></pre>	<pre>for (int i=0; i<m; cpu-process="out_h[i];</pre" i++)=""></m;></pre>	<pre>for (int i=0; i<m; cpu-process="out_h[i];</pre" i++)=""></m;></pre>

- GPU memory allocation on Device
- Explicit memory management between CPU & GPU
- Synchronization Barrier

AMD together we advance_

COHERENT PROGRAMMING MODEL: PERFORMANCE

Infinity Fabric

COHERENT CODE

double* in_h = (double*)malloc(Msize); double* out_h = (double*)malloc(Msize);

for (int i=0; i<M; i++) //initialize
 in_h[i] = ...;</pre>

gpu_func<< >>(in_d, out_d, M); hipDeviceSynchronize();

```
for (int i=0; i<M; i++) // CPU-process
    ... = out_h[i];</pre>
```

- OperationMI250X (MCM)Coherent access over56 GB/s
- GPU memory allocation on Device
- Explicit memory management between CPU & GPU
- Synchronization Barrier

Public]

OPENMP® TARGET OFFLOAD

COHERENT CODE

```
double* in_h = (double*)malloc(Msize);
double* out_h = (double*)malloc(Msize);
```

```
for (int i=0; i<M; i++) //initialize
    in_h[i] = ...;</pre>
```

```
#pragma omp requires unified_shared_memory
```

```
#pragma omp target
{
...
```

```
for (int i=0; i<M; i++) // CPU-process
    ... = out_h[i];</pre>
```

- Runtime knows it can omit copies and map clauses
- (Implicit) Synchronization Barrier





Public]

AMDIA UNIFIED MEMORY APU MI300 ARCHITECTURE BENEFITS



AMD

Improving communication in distribute ML



AMD INSTINCT[™] MI250X layout



https://www.amd.com/system/files/documents/amd-cdna2-white-paper.pdf

AMD together we advance_

MULTI-CHIP DESIGN

TWO GPU DIES IN PACKAGE TO MAXIMIZE COMPUTE & DATA THROUGHPUT





Public]

Frontier/LUMI node layout



https://docs.olcf.ornl.gov/systems/crusher_quick_start_guide.html

AMD together we advance_

Frontier/Lumi network stack

- Libfabric/OFI (Open Fabrics Interface) RCCL plug in
- https://github.com/ROCmSoftwarePlatform/aws-ofi-rccl



Frontier/Lumi network stack

Public]

42

Libfabric/OFI (Open Fabrics Interface) RCCL plug in – over 3-4x speedup

No plugin – sockets-based implementation



Questions?



[Public]

DISCLAIMERS AND ATTRIBUTIONS

Public]

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

THIS INFORMATION IS PROVIDED 'AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

© 2023 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD Arrow logo, Radeon[™], Instinct[™], Infinity Fabric, ROCm[™], and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

HPE is a registered trademark of Hewlett Packard Enterprise Company and/or its affiliates.

LLVM is a trademark of LLVM Foundation

OpenCL is a trademark of Apple Inc. used by permission by Khronos Group, Inc.

The OpenMP name and the OpenMP logo are registered trademarks of the OpenMP Architecture Review Board

Back-up



[Public]