News

Subscribe Newsboard
Set period
Jul 15, 2020
Karl Friebel: Sycl zu C99 basierter Transpiler zur Generierung von datenflussori­entierten FPGA-Beschleunigern (intermediate presentation Diplomarbeit)
Jul 10, 2020
Bozhidar Kolarov: Development of various routing algorithms for extending a NoC simulator (Intermediate presentation Studienarbeit)
Jun 26, 2020
Matthias von Ameln: A Hardware/Software Co-design for a Co-processor evaluation for RISC-V (intermediate presentation Diploma thesis)
Jun 26, 2020
Cristiana Trifu: Low Power Techniques for Computer Architecture (intermediate presentation Master thesis)
Jun 26, 2020
Florian Schuster: Investigation of RISC-V based Heterogeneous Multi-core Systems Through the ESP Tool (Komplexpraktikum)
Jun 16, 2020
Sebastian Reimers: Management of HW-accelerators in L4Re (intermediate presentation Forschungsprojekt Anwendung)
May 26, 2020
Martin Thümmler: Development of a processor pipeline based on RISC-V ISA (Projektarbeit)
May 26, 2020
Johannes Kath: Acceleration of RTOS components (Hauptseminar)
May 26, 2020
Kludig: Accelerating Deep Neural Networks on Mobile Devices: A Survey (Hauptseminar)