Dipl.-Ing. Julian Haase
Research Assistant
NameMr Dipl.-Ing. Julian Haase
Send encrypted email via the SecureMail portal (for TUD external users only).
Visiting address:
Andreas-Pfitzmann-Bau (APB), 1039 Nöthnitzer Str. 46
01187 Dresden
Short CV:
Julian Haase is a PhD student and assistant researcher in Computer Science in the Adaptive Dynamic Systems (ADS) chair at Technische Universität Dresden, Germany, since March 2018. Before joining the chair, he studied Information Systems Engineering at the Technical University in Dresden where he successfully completed his studies as an engineer and received his diploma in 2017.
Research Interests:
His current research interests include network on chip (NoC) and routing
algorithms, as well as reconfigurable computing systems and
multiprocessor systems on chip (MPSoCs).
Publications:
2024
-
Embedded Security Accelerators within Network-on-Chip Environments , 3 May 2024, International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies 2024: HEART 2024. 14 ed.Research output: Contribution to book/conference proceedings/anthology/report > Conference contribution
-
NC-Library: Expanding SystemC Capabilities for Nested reConfigurable Hardware Modelling , 27 Apr 2024, 17, 3, p. 1-29, 29 p.Electronic (full-text) versionResearch output: Contribution to journal > Research article
-
Network Adapter for Secure Networks-on-Chip , 10 Mar 2024, 31st Reconfigurable Architectures Workshop: RAW. 31 ed.Research output: Contribution to book/conference proceedings/anthology/report > Conference contribution
2023
-
Enhancing Robustness and Reliability of Networks-on-Chip with Network Coding , 6 Nov 2023, 2023 IEEE Nordic Circuits and Systems Conference (NorCAS). Nurmi, J., Ellervee, P., Koch, P., Moradi, F. & Shen, M. (eds.).p. 1-7Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
-
Simulation and Modelling for Network-on-Chip based MPSoC , 16 Sep 2023, Applied Reconfigurable Computing. Architectures, Tools, and Applications - 19th International Symposium, ARC 2023, Proceedings: ARC 2023. Palumbo, F., Keramidas, G., Voros, N. & Diniz, P. C. (eds.). Springer, Cham, p. 366-370, 5 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
-
RTASS: a RunTime Adaptable and Scalable System for Network-on-Chip-Based Architectures , 8 Sep 2023, 2023 26th Euromicro Conference on Digital System Design (DSD). IEEE, p. 585-592, 8 p., 10456789Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
-
Virtualization of Hardware Accelerators in a Network-on-Chip , 8 Sep 2023, Proceedings - 2023 26th Euromicro Conference on Digital System Design, DSD 2023. Niar, S., Ouarnoughi, H. & Skavhaug, A. (eds.).p. 726 - 733, 8 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
-
Unlocking the Potential of RISC-V Heterogeneous MPSoC: A PANACA-based Approach to Simulation and Modeling , Jul 2023, Embedded Computer Systems: Architectures, Modeling, and Simulation: 23rd International Conference, SAMOS 2023, Samos, Greece, July 2–6, 2023, Proceedings. Silvano, C., Reichenbach, M. & Pilato, C. (eds.). Springer, Cham, p. 269–282, 14 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
2022
-
PANACA: An open-source configurable network-on-chip simulation platform , 26 Aug 2022, 2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI). p. 1-6, 6 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
-
Secure communication protocol for network-on-chip with authenticated encryption and recovery mechanism , 14 Jul 2022, 2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP). Pericas, M., Pnevmatikatos, D. N., Trancoso, P. P. M. & Sourdis, I. (eds.).p. 156-160, 5 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution