Jieyu Zhao: Design and Implementation of an RNN Library on FPGA using HLS (Intermediate presentation master thesis)

02.07.2024, 13:00 pm

Invitation to the intermediate presentation of Jieyu Zhao

Topic: Design and Implementation of an RNN Library on FPGA using HLS

Project: Master thesis

Supervisors: Matthias Nickel, Lester Kalms