Yong Huang: A Dynamic Multi-Level Signal Selection Framework for Efficient FPGA Debugging (Master thesis)

17.12.2025, 11:00 am

Invitation to the presentation of Mr. Yong Huang

Topic: A Dynamic Multi-Level Signal Selection Framework for Efficient FPGA Debugging

Project: Master thesis

Supervisors: Yanjun Lu, Jin Yuan