Dr. Daniel Hackenberg

Contact

Deputy Director / Group leader Energy Efficiency

Send email

Center for Information Services and High Performance Computing (ZIH)

work

Visitor Address:

Willers-Bau, Room A 204 Zellescher Weg 12

01069 Dresden

43 Entries

Energy Efficiency Features of the Intel Alder Lake ArchitectureSchöne, R., Velten, M., Hackenberg, D. & Ilsche, T., 7 May 2024, ICPE 2024 - Proceedings of the 15th ACM/SPEC International Conference on Performance Engineering. Association for Computing Machinery, p. 95-106, 106 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution

Memory Performance of AMD EPYC Rome and Intel Cascade Lake SP Server ProcessorsVelten, M., Schöne, R., Ilsche, T. & Hackenberg, D., 9 Apr 2022, ICPE 2022 - Proceedings of the 2022 ACM/SPEC International Conference on Performance Engineering. p. 165–175, 11 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
Ein Beitrag zum energie- und kostenoptimierten Betrieb von Rechenzentren mit besonderer Berücksichtigung der Separation von Kalt- und WarmluftHackenberg, D., 7 Feb 2022Electronic (full-text) versionResearch output: Types of Thesis > Doctoral thesis

Energy Efficiency Aspects of the AMD Zen 2 ArchitectureSchöne, R., Ilsche, T., Bielert, M., Velten, M., Schmidl, M. & Hackenberg, D., 2021, p. 562-571, 10 p.Electronic (full-text) versionResearch output: Contribution to conferences > Paper
FIRESTARTER 2: Dynamic Code Generation for Processor Stress TestsSchöne, R., Schmidl, M., Bielert, M. & Hackenberg, D., 2021, p. 582-590, 9 p.Electronic (full-text) versionResearch output: Contribution to conferences > Paper

Energy Efficiency Features of the Intel Skylake-SP Processor and Their Impact on PerformanceSchöne, R., Ilsche, T., Bielert, M., Gocht, A. & Hackenberg, D., 2019Electronic (full-text) versionResearch output: Contribution to conferences > Paper
MetricQ: A Scalable Infrastructure for Processing High-Resolution Time Series DataIlsche, T., Hackenberg, D., Schöne, R., Bielert, M., Höpfner, F. & Nagel, W. E., 2019, 6 p.Research output: Contribution to conferences > Paper

Power Measurement Techniques for Energy-Efficient Computing: Reconciling Scalability, Resolution, and AccuracyIlsche, T., Schöne, R., Schuchart, J., Hackenberg, D., Simon, M., Georgiou, Y. & Nagel, W. E., 2018, In: Software-Intensive Cyber-Physical Systems. p. 45-52Electronic (full-text) versionResearch output: Contribution to journal > Research article
Powernightmares: The challenge of efficiently using sleep states on multi-core systemsIlsche, T., Hähnel, M., Schöne, R., Bielert, M. & Hackenberg, D., 2018, Euro-Par 2017: Parallel Processing Workshops. Vol. 10659. p. 623-635, 13 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Chapter in book/anthology/report

lo2s — Multi-core System and Application Performance Analysis for LinuxIlsche, T., Schöne, R., Bielert, M., Gocht, A. & Hackenberg, D., Sep 2017, 2017 IEEE International Conference on Cluster Computing (CLUSTER). p. 801-804Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution