Dr.-Ing. Ahmed Kamaledin Atef
© Ahmed Kamal
Postdoc
NameMr Dr.-Ing. Ahmed Kamaledin Atef
Send encrypted email via the SecureMail portal (for TUD external users only).
Visiting address:
Andreas-Pfitzmann-Bau (APB), 1099 Nöthnitzer Str. 46
01187 Dresden
Short CV:
Ahmed Kamaledin Atef is a postdoc in the Chair of Adaptive Dynamic Systems (ADS) at Fakultät Informatik TU-Dresden, Deutschland, since July 2023. He was a PhD candidate and a research fellow since September 2017. Before joining the ADS research group, he received his M.Sc degree in Electronics and Electrical communications from Cairo University, Egypt in 2017 and his B.Sc in Electronics and Electrical communications from Cairo University, Egypt in 2012 (with honor degree).Google Scholar Linkedin
Research Interests:
His current research interests are in the hardware implementation of real-time heterogeneous reconfigurable systems for edge applications.
Publications:
2021
-
Design For Agility: A Modular Reconfigurable Platform for Heterogeneous Many-Core Architectures, 2021, Proceedings - 2021 31st International Conference on Field-Programmable Logic and Applications, FPL 2021. IEEE Xplore, p. 265-266, 2 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
2020
-
Hardware/Software Co-design for the Signal Processing of Dielectric Materials Characterization, 2020, p. 1-6, 6 p.Electronic (full-text) versionResearch output: Contribution to conferences > Paper
-
Towards a Modular RISC-V based Many-Core Architecture for FPGA Accelerators, 2020, In: IEEE Access. p. 1-15, 15 p.Research output: Contribution to journal > Research article
2019
-
Modular Memory System for RISC-V Based MPSoCs on Xilinx FPGAs, 2019, p. 68-73, 6 p.Electronic (full-text) versionResearch output: Contribution to conferences > Paper
2018
-
An Intrusive Dynamic Reconfigurable Cycle-Accurate Debugging System for Embedded Processors, 2018, p. 433-445, 13 p.Research output: Contribution to conferences > Paper
-
Low Power Image Processing Applications on FPGAs Using Dynamic Voltage Scaling and Partial Reconfiguration, 2018, p. 64-69, 6 p.Electronic (full-text) versionResearch output: Contribution to conferences > Paper
This information is provided by the FIS.