Dr.-Ing. Ahmed Kamaledin Atef
© Ahmed Kamal
Postdoktorand
NameHerr Dr.-Ing. Ahmed Kamaledin Atef
Eine verschlüsselte E-Mail über das SecureMail-Portal versenden (nur für TUD-externe Personen).
Besuchsadresse:
Andreas-Pfitzmann-Bau (APB), 1099 Nöthnitzer Str. 46
01187 Dresden
Short CV:
Ahmed Kamaledin Atef is a postdoc in the Chair of Adaptive Dynamic Systems (ADS) at Fakultät Informatik TU-Dresden, Deutschland, since July 2023. He was a PhD candidate and a research fellow since September 2017. Before joining the ADS research group, he received his M.Sc degree in Electronics and Electrical communications from Cairo University, Egypt in 2017 and his B.Sc in Electronics and Electrical communications from Cairo University, Egypt in 2012 (with honor degree).Google Scholar Linkedin
Research Interests:
His current research interests are in the hardware implementation of real-time heterogeneous reconfigurable systems for edge applications.
Publications:
2021
-
Design For Agility: A Modular Reconfigurable Platform for Heterogeneous Many-Core Architectures, 2021, Proceedings - 2021 31st International Conference on Field-Programmable Logic and Applications, FPL 2021. IEEE Xplore, S. 265-266, 2 S.Elektronische (Volltext-)VersionPublikation: Beitrag in Buch/Konferenzbericht/Sammelband/Gutachten > Beitrag in Konferenzband
2020
-
Hardware/Software Co-design for the Signal Processing of Dielectric Materials Characterization, 2020, S. 1-6, 6 S.Elektronische (Volltext-)VersionPublikation: Beitrag zu Konferenzen > Paper
-
Towards a Modular RISC-V based Many-Core Architecture for FPGA Accelerators, 2020, in: IEEE Access. S. 1-15, 15 S.Publikation: Beitrag in Fachzeitschrift > Forschungsartikel
2019
-
Modular Memory System for RISC-V Based MPSoCs on Xilinx FPGAs, 2019, S. 68-73, 6 S.Elektronische (Volltext-)VersionPublikation: Beitrag zu Konferenzen > Paper
2018
-
An Intrusive Dynamic Reconfigurable Cycle-Accurate Debugging System for Embedded Processors, 2018, S. 433-445, 13 S.Publikation: Beitrag zu Konferenzen > Paper
-
Low Power Image Processing Applications on FPGAs Using Dynamic Voltage Scaling and Partial Reconfiguration, 2018, S. 64-69, 6 S.Elektronische (Volltext-)VersionPublikation: Beitrag zu Konferenzen > Paper
Diese Informationen werden durch das FIS bereitgestellt.