Dr.-Ing. Ahmed Kamaledin Atef
© Ahmed Kamal
Postdoktorand
NameHerr Dr.-Ing. Ahmed Kamaledin Atef
Eine verschlüsselte E-Mail über das SecureMail-Portal versenden (nur für TUD-externe Personen).
Besuchsadresse:
Andreas-Pfitzmann-Bau (APB), 1099 Nöthnitzer Str. 46
01187 Dresden
Short CV:
Ahmed Kamaledin Atef is a postdoc in the Chair of Adaptive Dynamic Systems (ADS) at Fakultät Informatik TU-Dresden, Deutschland, since July 2023. He was a PhD candidate and a research fellow since September 2017. Before joining the ADS research group, he received his M.Sc degree in Electronics and Electrical communications from Cairo University, Egypt in 2017 and his B.Sc in Electronics and Electrical communications from Cairo University, Egypt in 2012 (with honor degree).Google Scholar Linkedin
Research Interests:
His current research interests are in the hardware implementation of real-time heterogeneous reconfigurable systems for edge applications.
Publications:
2026
-
MoSim: A Modular Simulation Framework for FPGA-based Systolic CNN Accelerators, 18 Juni 2026, ISCAS 2026 - 2026 IEEE International Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers (IEEE), S. 773-777, 5 S.Elektronische (Volltext-)VersionPublikation: Beitrag in Buch/Konferenzbericht/Sammelband/Gutachten > Beitrag in Konferenzband
-
A RISC-V Coprocessor to Accelerate Structured Sparse-Dense Matrix Multiplications, Juni 2026, ISCAS 2026 - 2026 IEEE International Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers (IEEE), S. 1601-1605, 5 S.Elektronische (Volltext-)VersionPublikation: Beitrag in Buch/Konferenzbericht/Sammelband/Gutachten > Beitrag in Konferenzband
-
A Configurable RISC-V Co-Processor with Instruction-Controlled Stream-Based Accelerators, 27 Mai 2026, in: ACM transactions on reconfigurable technology and Systems : TRETSElektronische (Volltext-)VersionPublikation: Beitrag in Fachzeitschrift > Forschungsartikel
-
ProCon-V: A Programmable Tightly Coupled Convolution Accelerator Based on RISC-V Custom Instructions for Edge Devices, Mai 2026, in: IEEE transactions on computers. 75, 5, S. 1991-2006, 16 S.Elektronische (Volltext-)VersionPublikation: Beitrag in Fachzeitschrift > Forschungsartikel
-
Towards Instruction-Controlled In-Pipeline GEMM Acceleration in a Dual-Issue RISC-V Core for Edge Applications, März 2026, Proceedings - 35th International Conference on Field-Programmable Logic and Applications, FPL 2025. Institute of Electrical and Electronics Engineers (IEEE), S. 273-281, 9 S.Elektronische (Volltext-)VersionPublikation: Beitrag in Buch/Konferenzbericht/Sammelband/Gutachten > Beitrag in Konferenzband
2025
-
Towards an Energy-Efficient RISC-V Core Architecture with Dynamic Dual-Issue and Clock Gating, Sept. 2025, 2025 28th Euromicro Conference on Digital System Design (DSD). Casini, D. & Cazorla, F. J. (Hrsg.).S. 300-307, 8 S.Elektronische (Volltext-)VersionPublikation: Beitrag in Buch/Konferenzbericht/Sammelband/Gutachten > Beitrag in Konferenzband
-
Quantized Semantic Segmentation for Efficient Spectrum Sensing on FPGAs, Juli 2025, 2025 14th International Conference on Modern Circuits and Systems Technologies, MOCAST 2025 - Proceedings. 2025 Aufl., Institute of Electrical and Electronics Engineers (IEEE)Elektronische (Volltext-)VersionPublikation: Beitrag in Buch/Konferenzbericht/Sammelband/Gutachten > Beitrag in Konferenzband
-
A RISC-V Coprocessor for Seamless Integration of Stream-Based Accelerators, 7 Juni 2025, 2025 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). S. 1221-1227, 7 S., 11106148Elektronische (Volltext-)VersionPublikation: Beitrag in Buch/Konferenzbericht/Sammelband/Gutachten > Beitrag in Konferenzband
-
Towards Computing a Real-Time THz Material Map, 24 Feb. 2025, 2025 International Conference on Mobile and Miniaturized Terahertz Systems (ICMMTS). S. 229-231, 3 S.Elektronische (Volltext-)VersionPublikation: Beitrag in Buch/Konferenzbericht/Sammelband/Gutachten > Beitrag in Konferenzband
-
Exploring RISC-V Instruction-Level Optimization Through Macro-Operation Fusion for TensorFlow-based Models, 2025, 2025 IEEE 38th International System-on-Chip Conference (SOCC). Zhao, D. & Hofmann, K. (Hrsg.).S. 1-6, 6 S.Elektronische (Volltext-)VersionPublikation: Beitrag in Buch/Konferenzbericht/Sammelband/Gutachten > Beitrag in Konferenzband
Diese Informationen werden durch das FIS bereitgestellt.