Dr.-Ing. Lester Kalms
Postdoc
NameMr Dr.-Ing. Lester Kalms
Send encrypted email via the SecureMail portal (for TUD external users only).
Visiting address:
Andreas-Pfitzmann-Bau (APB), 1099 Nöthnitzer Str. 46
011087 Dresden
Short CV:
Lester Kalms is a Ph.D. student and assistant researcher in Computer Science in the Adaptive Dynamic Systems (ADS) chair at Technische Universität Dresden, Germany, since June 2017. Before joining the chair, he studied Computer Engineering at the Technical University in Berlin where he received his Bachelor degree in 2013 and his Master degree in 2015. From July 2015 untill Mai 2017 he was a Ph.D. student and assistant researcher in Electronical Engineering and Information Technology in the Application-Specific Multi-Core Architectures (MCA) research group from Prof. Dr.-Ing. Diana Göhringer at the Ruhr-University Bochum (RUB).
Research Interests:
His current research interests include methods and algorithms for the efficient programming and distribution of applications for heterogeneous systems that include FPGAs, GPUs and CPUs using C++, OpenCL, compilers and High-Level Synthesis.
Publications:
2024
-
A Flexible Mixed-Mesh FPGA Cluster Architecture for High Speed Computing , 2024, Applied Reconfigurable Computing. Architectures, Tools, and Applications - 20th International Symposium, ARC 2024, Proceedings: 20th International Symposium, ARC 2024, Aveiro, Portugal, March 20–22, 2024, Proceedings. Skliarova, I., Brox Jiménez, P., Véstias, M. & Diniz, P. C. (eds.).p. 267-281, 15 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
2023
-
ArcvaVX: OpenVX Framework for Adaptive Reconfigurable Computer Vision Architectures , 2023, Applied Reconfigurable Computing. Architectures, Tools, and Applications - 19th International Symposium, ARC 2023, Proceedings. Palumbo, F., Keramidas, G., Voros, N. & Diniz, P. C. (eds.). Springer Science and Business Media B.V., p. 97-112, 16 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
-
EUFRATE: A High-Perfomance Reconfigurable Architecture for Radiation-hardened Telecom Payloads , 2023, Proceedings of the 2023 European Data Handling and Data Processing Conference for Space, EDHPC 2023. Tali, M. & Ghiglione, M. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 1-7Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
-
EuFRATE: European FPGA Radiation-hardened Architecture for Telecommunications , 2023, 2023 Design, Automation and Test in Europe Conference and Exhibition, DATE 2023 - Proceedings. p. 1-6Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
2022
-
High-Performance AKAZE Implementation Including Parametrizable and Generic HLS Modules , 17 Oct 2022, 2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP). p. 139 - 147, 9 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
-
DECISION: Distributing OpenVX Applications on CPUs, GPUs and FPGAs using OpenCL , 2022, Proceedings - 2022 IEEE 36th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2022. Institute of Electrical and Electronics Engineers Inc., p. 84-91, 8 p.Electronic (full-text) versionResearch output: Contribution to book/conference proceedings/anthology/report > Conference contribution
2021
-
A Parametrizable High-Level Synthesis Library for Accelerating Neural Networks on FPGAs , May 2021, In: Journal of Signal Processing Systems. 93, 5, p. 513-529, 17 p.Electronic (full-text) versionResearch output: Contribution to journal > Research article
-
A Cross-Platform OpenVX Library for FPGA Accelerators , Mar 2021, p. 75-83, 9 p.Electronic (full-text) versionResearch output: Contribution to conferences > Paper
-
Accelerated High-Level Synthesis Feature Detection for FPGAs Using HiFlipVX , 2021, Towards Ubiquitous Low-power Image Processing Platforms (TULIPP). p. 115-135, 21 p.Research output: Contribution to book/conference proceedings/anthology/report > Chapter in book/Anthology/Report
2020
-
Resource Efficient Dynamic Voltage and Frequency Scaling on Xilinx FPGAs , 2020, p. 178-192, 15 p.Research output: Contribution to conferences > Paper